Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74ACT05DR2

Name: MC74ACT05DR2
Brand: onsemi
SKU: MC74ACT05DR2
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74ACT05DR2

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: MC74ACT05DR2.pdf

Description:: IC INVERTER OD 6CH 1IN 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:36,794

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74ACT05DR2 from onsemi is a hex inverter IC with open-drain outputs, designed for level-shifting and wired-OR logic applications in 5 V TTL-compatible digital systems. It features six independent inverters, TTL-compatible inputs, ±24 mA output sink capability, 5.0 V nominal supply operation, and SOIC-14 packaging. It is commonly used in bus interface circuits requiring active-low open-drain signaling.

For engineers reviewing the MC74ACT05DR2 datasheet, pinout, applications, or equivalent options, key selection considerations include input compatibility with TTL logic families, open-drain output drive strength, propagation delay under 9.0 ns at 5.0 V, and SOIC-14 footprint compatibility with legacy LS05 designs.

Technical Context

The MC74ACT05DR2 implements six independent CMOS inverter stages, each with an open-drain output stage enabling wired-OR connections and I²C-style bus driving. Its TTL-compatible inputs accept standard 0.8 V/2.0 V logic thresholds at 5.0 V supply, eliminating external pull-up requirements for TTL source interfacing.

Each output supports up to 24 mA sink current at VO ≤ 0.44 V (IOL = 24 mA), operates within −40°C to +85°C ambient range, and exhibits typical propagation delays of 1.5–6.0 ns (tPLZ/tPZL) into 50 pF load at 5.0 V. The device is not internally clamped for overvoltage protection and requires external pull-up resistors for high-level assertion.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Hex inverter with open-drain outputs - enables wired-OR bus structures and level translation between 5 V and lower-voltage domains
Supply Voltage Range	4.5 V to 5.5 V - ensures stable operation across industrial-grade 5 V rails with ±10% tolerance
Input Compatibility	TTL-compatible - accepts standard TTL VIH ≥ 2.0 V and VIL ≤ 0.8 V at 5.0 V, eliminating need for level-shifter buffers
Output Sink Current	24 mA per channel - supports direct driving of LEDs, small relays, or termination of 50 Ω transmission lines
Propagation Delay	≤ 9.0 ns max (tPLZ/tPZL) at 5.0 V, CL = 50 pF - suitable for sub-100 MHz clock distribution and fast control signal inversion
Operating Temperature	−40°C to +85°C - qualified for industrial and automotive under-hood auxiliary logic applications
ESD Rating	> 2000 V HBM - provides robust handling during PCB assembly without special ESD precautions

Pinout & Package

MC74ACT05DR2 is housed in a 14-pin SOIC package (Case 751A), with 1.27 mm pitch, 8.75 mm × 3.90 mm body size, and exposed pad-free construction. Pin 1 is index-marked; Pin 7 is GND; Pin 14 is VCC.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 9, 11, 13	Inverter Input (A1–A6)	CMOS/TTL-compatible digital inputs; require no external biasing when driven by 5 V logic
2, 4, 6, 8, 10, 12	Open-Drain Output (Y1–Y6)	Active-low outputs; must be externally pulled up to define HIGH state; support wired-OR logic
7	GND	Ground reference for all inputs, outputs, and internal circuitry; requires low-impedance connection to system ground plane
14	VCC	Positive supply rail (4.5–5.5 V); decoupling capacitor (0.1 µF ceramic) required adjacent to pin

Key Features

Feature	Design Value
Open-drain outputs	Enable shared-bus arbitration and multi-source logic combining without contention risk
TTL-compatible inputs	Direct interface with 74LS, 74F, and microcontroller GPIOs without level-shifting components
24 mA output sink	Drives standard LED indicators or interfaces with 5 V logic inputs requiring >2 mA high-level current
Pb-free SOIC-14 package	Complies with RoHS Directive 2011/65/EU and JEDEC J-STD-020 reflow profile for lead-free soldering
Pinout identical to 74LS05	Drop-in replacement for legacy TTL hex inverters in existing PCB layouts with no redesign needed

Applications

I²C Bus Level Translation	Microcontroller GPIO Expansion
Use Scenario: Translating 3.3 V microcontroller I²C signals to 5 V peripheral buses while maintaining bidirectional open-drain behavior. IC Role / Device Role / Timing Role: Provides six independent open-drain inverters used as active-low bus drivers and pull-up enablers for SDA/SCL lines. Use Value: Eliminates need for dedicated level translators; leverages inherent open-drain architecture to maintain I²C electrical compliance at 5 V.	Use Scenario: Expanding limited GPIO count on an MCU by adding programmable active-low control outputs for peripherals like displays or sensors. IC Role / Device Role / Timing Role: Acts as buffered, inverted, open-drain output expander - each Yx output drives external loads via pull-up resistor. Use Value: Enables direct connection to 5 V logic inputs or LEDs without additional transistors; supports up to 24 mA per channel.
Legacy TTL System Interface	Wired-OR Interrupt Aggregation
Use Scenario: Interfacing modern 5 V CMOS controllers with older 74LS-based subsystems requiring compatible input thresholds and output drive. IC Role / Device Role / Timing Role: Replaces obsolete 74LS05 with identical pinout and enhanced drive strength and noise immunity. Use Value: Maintains full backward compatibility while improving sink current margin and reducing propagation delay by ~30% vs. LS05.	Use Scenario: Combining multiple interrupt request lines (e.g., from sensors or peripherals) into a single active-low CPU interrupt input. IC Role / Device Role / Timing Role: Each inverter output tied together on a common pull-up node forms a wired-OR interrupt bus. Use Value: Allows any asserted LOW input to force global interrupt line LOW; eliminates need for discrete diodes or OR-gate ICs.

I²C Bus Level Translation

Microcontroller GPIO Expansion

Use Scenario: Translating 3.3 V microcontroller I²C signals to 5 V peripheral buses while maintaining bidirectional open-drain behavior.

IC Role / Device Role / Timing Role: Provides six independent open-drain inverters used as active-low bus drivers and pull-up enablers for SDA/SCL lines.

Use Value: Eliminates need for dedicated level translators; leverages inherent open-drain architecture to maintain I²C electrical compliance at 5 V.

Use Scenario: Expanding limited GPIO count on an MCU by adding programmable active-low control outputs for peripherals like displays or sensors.

IC Role / Device Role / Timing Role: Acts as buffered, inverted, open-drain output expander - each Yx output drives external loads via pull-up resistor.

Use Value: Enables direct connection to 5 V logic inputs or LEDs without additional transistors; supports up to 24 mA per channel.

Legacy TTL System Interface

Wired-OR Interrupt Aggregation

Use Scenario: Interfacing modern 5 V CMOS controllers with older 74LS-based subsystems requiring compatible input thresholds and output drive.

IC Role / Device Role / Timing Role: Replaces obsolete 74LS05 with identical pinout and enhanced drive strength and noise immunity.

Use Value: Maintains full backward compatibility while improving sink current margin and reducing propagation delay by ~30% vs. LS05.

Use Scenario: Combining multiple interrupt request lines (e.g., from sensors or peripherals) into a single active-low CPU interrupt input.

IC Role / Device Role / Timing Role: Each inverter output tied together on a common pull-up node forms a wired-OR interrupt bus.

Use Value: Allows any asserted LOW input to force global interrupt line LOW; eliminates need for discrete diodes or OR-gate ICs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex inverter with open-drain applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT05DR	Same logic function, TTL-compatible inputs, and SOIC-14 package; TI-specified tPLZ ≤ 7.5 ns (vs. onsemi's 9.0 ns) at 5 V	Valid for timing-critical paths where <1.5 ns tighter delay budget is required	Select SN74ACT05DR only if board layout allows TI's slightly different thermal pad layout and qualification documentation is accepted
74VHC05M	CMOS-only inputs (VIH = 3.15 V min at 4.5 V), higher VCC range (2–5.5 V), but no TTL compatibility; same SOIC-14 footprint	Suitable for mixed-voltage systems where 3.3 V or 2.5 V logic coexists, but incompatible with true TTL sources	Choose 74VHC05M only when interfacing exclusively with CMOS outputs and wider supply flexibility is prioritized over TTL interoperability

Compared with SN74ACT05DR and 74VHC05M, the MC74ACT05DR2 uniquely guarantees TTL input compatibility at 5 V while retaining pin-for-pin equivalence with 74LS05 - making it the only option that supports drop-in replacement in legacy designs without logic or layout changes.

Availability

MC74ACT05DR2 is available at Aetrix Electronics and suitable for industrial control panels, embedded sensor hubs, and legacy system upgrades requiring stable component supply, long-term obsolescence mitigation, and RoHS-compliant sourcing.

Supply support for MC74ACT05DR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensing solutions for automotive, industrial, and cloud infrastructure markets.

The MC74ACT05DR2 belongs to onsemi's 74ACT logic family - engineered for high-speed, TTL-compatible CMOS operation in industrial and communications equipment where reliability and pin compatibility with legacy logic are critical.

FAQ

What is the maximum supply voltage for MC74ACT05DR2?

The absolute maximum DC supply voltage for MC74ACT05DR2 is +6.5 V, but the recommended operating range is strictly 4.5 V to 5.5 V. Operation outside this range may cause excessive ICC, timing violations, or accelerated parametric drift. All guaranteed specifications - including VIH/VIL thresholds and output drive - apply only within the 4.5–5.5 V window. Exceeding 5.5 V risks permanent damage per the Absolute Maximum Ratings table in the official onsemi datasheet for MC74ACT05DR2.

Does MC74ACT05DR2 have internal pull-up resistors on its outputs?

No, MC74ACT05DR2 does not include internal pull-up resistors. Its outputs are purely open-drain and require external pull-up resistors to establish a HIGH logic state. Typical values range from 1 kΩ to 10 kΩ depending on bus capacitance and rise-time requirements. This architecture enables wired-OR functionality and voltage-level translation - a core design feature confirmed in Figure 2 (Logic Diagram) and the "Open-Drain Outputs" section of the MC74ACT05DR2 datasheet.

Is MC74ACT05DR2 pin-compatible with the 74LS05?

Yes, MC74ACT05DR2 is explicitly designed to be pin-compatible with the 74LS05, as stated in the first sentence of the onsemi datasheet: "The MC74AC/ACT05 is identical in pinout to the LS05." Pin assignments for inputs (A1–A6), outputs (Y1–Y6), VCC (Pin 14), and GND (Pin 7) match exactly. This allows direct replacement in existing SOIC-14 footprints without PCB modification - a key advantage documented for MC74ACT05DR2 in industrial retrofit applications.

What is the minimum input high voltage (VIH) specification for MC74ACT05DR2 at 5.0 V supply?

At VCC = 5.0 V, the guaranteed minimum high-level input voltage (VIH) for MC74ACT05DR2 is 2.0 V, as specified in the "DC CHARACTERISTICS" table for the 74ACT family on page 4 of the datasheet. This TTL-compatible threshold ensures reliable recognition of HIGH from standard 74LS, 74F, and most microcontroller GPIOs. The value is tested across −40°C to +85°C and applies to all six inputs of MC74ACT05DR2.

Can MC74ACT05DR2 operate at 3.3 V supply?

No, MC74ACT05DR2 is not characterized or guaranteed for operation at 3.3 V. Its recommended VCC range is 4.5 V to 5.5 V, and its TTL-compatible inputs require VIH ≥ 2.0 V - which is insufficiently noise-margined at 3.3 V. Attempting 3.3 V operation may result in undefined logic states, increased propagation delay, or failure to recognize HIGH inputs. For 3.3 V systems, consider the 74LVC05 or 74AHC05 variants instead of MC74ACT05DR2.

MC74ACT05DR2 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74ACT

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Bulk

Product Status:: Active

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: Open Drain

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Max):: 4 µA

Current - Output High, Low:: -, 24mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 8.5ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

MC74ACT05DR2 FAQ

1.How can I place an order for MC74ACT05DR2 through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74ACT05DR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74ACT05DR2 reliable?

The price and inventory of MC74ACT05DR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74ACT05DR2 is usually 5 days.

3.What payment methods are accepted for MC74ACT05DR2?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74ACT05DR2 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74ACT05DR2?

MC74ACT05DR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74ACT05DR2 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74ACT05DR2?

For technical support, including MC74ACT05DR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74ACT05DR2 requirements.

6.How does Aetrix verify that MC74ACT05DR2 is sourced from the original manufacturer or authorized distributors?

All MC74ACT05DR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74ACT05DR2 meets industry standards.

7.What is the process for return or replacement of MC74ACT05DR2?

All MC74ACT05DR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC74ACT05DR2, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74ACT05DR2 part is unused and in its original packaging.

Return procedure for MC74ACT05DR2:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…