Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74ACT05NG

Name: MC74ACT05NG
Brand: onsemi
SKU: MC74ACT05NG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74ACT05NG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-DIP (0.300", 7.62mm)

Datasheet:: MC74ACT05NG.pdf

Description:: IC INVERTER OD 6CH 1IN 14DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,884

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74ACT05NG from onsemi is a hex inverter IC with open-drain outputs, designed for level-shifting and wired-OR logic applications in 5 V TTL-compatible digital systems. It features six independent inverters, TTL-compatible inputs (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V), 24 mA output sink capability, and operates across −40°C to +85°C ambient temperature.

For engineers reviewing the MC74ACT05NG datasheet, pinout, applications, or equivalent options, this device is selected for robust open-drain bus interfacing, I²C pull-up support, LED driving, and mixed-voltage signal conditioning where input compatibility with legacy TTL and output flexibility via external pull-ups are required.

Technical Context

The MC74ACT05NG implements six identical inverting buffers with open-drain NMOS outputs-each requires an external pull-up resistor to define HIGH-state voltage and logic threshold. Its TTL-compatible inputs accept standard 5 V TTL logic levels (0.8 V/2.0 V thresholds), eliminating need for level translators when driven by LS-TTL or 74LS-series sources.

All six channels operate simultaneously with propagation delays as low as 1.5 ns (typ) and ≤8.5 ns (max) at VCC = 5.0 V and CL = 50 pF. The device uses high-performance silicon-gate CMOS technology, ensuring low ICC (≤40 µA) and ESD robustness (>2000 V HBM), while maintaining pinout compatibility with industry-standard 74LS05.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Supply Range	4.5 V to 5.5 V - ensures stable operation in regulated 5 V systems without undervoltage lockout or overvoltage stress
Input Voltage Thresholds	VIH = 2.0 V min, VIL = 0.8 V max - guarantees reliable recognition of standard TTL logic levels
Output Sink Current	IOL = 24 mA per channel - supports direct driving of LEDs, relays, or bus loads without external drivers
Propagation Delay	tPLZ/tPZL ≤ 9.0 ns max at 5 V - enables use in high-speed control and timing-critical enable/disable paths
Operating Temperature	−40°C to +85°C - qualified for industrial-grade embedded and automotive under-hood auxiliary circuits
ESD Rating	HBM > 2000 V - provides built-in protection against handling damage during PCB assembly
Quiescent ICC	≤ 40 µA - minimizes standby power in battery-backed or energy-sensitive subsystems

Pinout & Package

MC74ACT05NG is supplied in a Pb-free SOIC-14 (Case 751A) package measuring 8.75 mm × 4.00 mm × 1.75 mm, with 1.27 mm pitch and gull-wing leads suitable for reflow soldering.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 9, 11, 13	Inverter Input (A1–A6)	CMOS/TTL-compatible digital inputs; each drives one inverting open-drain stage
2, 4, 6, 8, 10, 12	Inverter Output (Y1–Y6)	Open-drain NMOS outputs requiring external pull-up; sink up to 24 mA each
7	GND	Ground reference for all inputs, outputs, and internal circuitry
14	VCC	Positive supply rail (4.5–5.5 V); powers all six inverter stages and input buffers

Key Features

Feature	Design Value
TTL-compatible inputs	Enables direct interface with 74LS, 74F, and other legacy 5 V TTL families without level-shifting components
Open-drain outputs	Allows wired-OR bus configurations, I²C/SMBus compatibility, and flexible voltage translation via external pull-up selection
24 mA output sink per channel	Sufficient drive strength for LEDs, small solenoids, optocouplers, and microcontroller GPIO expansion
Pb-free SOIC-14 packaging	Meets RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity Level 1 requirements
Industrial temperature range	Validated operation from −40°C to +85°C supports deployment in factory automation, motor controls, and outdoor electronics

Applications

I²C Bus Level Translation	LED Driver Interface
Use Scenario: Interfacing 3.3 V microcontroller I/O pins to a 5 V I²C bus with pull-ups to 5 V. IC Role / Device Role / Timing Role: Open-drain inverter acting as bidirectional level translator for SDA/SCL lines, enabling voltage domain isolation. Use Value: Eliminates need for dedicated level-shifter ICs; leverages existing board space and reduces BOM count while preserving I²C timing compliance.	Use Scenario: Driving multiple indicator LEDs from a microcontroller with limited GPIO current capability. IC Role / Device Role / Timing Role: Inverting open-drain buffer sinking LED cathodes; MCU GPIO drives input low to illuminate LED. Use Value: Provides 24 mA per channel sink current-exceeding typical MCU GPIO limits-enabling bright LED operation without discrete transistors.
Wired-OR Logic Bus	Reset Signal Conditioning
Use Scenario: Combining multiple system fault signals (e.g., thermal shutdown, overcurrent, watchdog timeout) into a single active-low reset line. IC Role / Device Role / Timing Role: Each inverter input receives a fault signal; outputs tied together form a shared open-drain bus. Use Value: Enables true wired-OR behavior: any asserted fault pulls bus LOW; no contention or shoot-through risk between sources.	Use Scenario: Generating a clean, debounced, and synchronized active-low reset pulse for an FPGA or ASIC upon power-up or manual reset. IC Role / Device Role / Timing Role: Inverter buffers and inverts a filtered RC-reset signal, providing sharp edge and noise immunity before distribution. Use Value: Improves reset integrity by adding hysteresis-free inversion gain and 24 mA drive-ensuring fast, low-impedance reset assertion across long traces or heavy loads.

I²C Bus Level Translation

LED Driver Interface

Use Scenario: Interfacing 3.3 V microcontroller I/O pins to a 5 V I²C bus with pull-ups to 5 V.

IC Role / Device Role / Timing Role: Open-drain inverter acting as bidirectional level translator for SDA/SCL lines, enabling voltage domain isolation.

Use Value: Eliminates need for dedicated level-shifter ICs; leverages existing board space and reduces BOM count while preserving I²C timing compliance.

Use Scenario: Driving multiple indicator LEDs from a microcontroller with limited GPIO current capability.

IC Role / Device Role / Timing Role: Inverting open-drain buffer sinking LED cathodes; MCU GPIO drives input low to illuminate LED.

Use Value: Provides 24 mA per channel sink current-exceeding typical MCU GPIO limits-enabling bright LED operation without discrete transistors.

Wired-OR Logic Bus

Reset Signal Conditioning

Use Scenario: Combining multiple system fault signals (e.g., thermal shutdown, overcurrent, watchdog timeout) into a single active-low reset line.

IC Role / Device Role / Timing Role: Each inverter input receives a fault signal; outputs tied together form a shared open-drain bus.

Use Value: Enables true wired-OR behavior: any asserted fault pulls bus LOW; no contention or shoot-through risk between sources.

Use Scenario: Generating a clean, debounced, and synchronized active-low reset pulse for an FPGA or ASIC upon power-up or manual reset.

IC Role / Device Role / Timing Role: Inverter buffers and inverts a filtered RC-reset signal, providing sharp edge and noise immunity before distribution.

Use Value: Improves reset integrity by adding hysteresis-free inversion gain and 24 mA drive-ensuring fast, low-impedance reset assertion across long traces or heavy loads.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex inverter with open-drain applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC06A	3.3 V only supply (1.65–3.6 V); CMOS inputs (VIH = 70% VCC); lower IOL = 24 mA but faster tPD = 5.2 ns typ	Designed for 3.3 V logic domains; not TTL-compatible; unsuitable for direct 5 V bus interfacing	Select when operating exclusively in 3.3 V systems requiring lower power and higher speed, not for mixed-voltage or TTL legacy integration
74AHC05	Wider VCC range (2–5.5 V); CMOS inputs (VIH = 3.85 V min @ 5 V); same SOIC-14 package; IOL = 8 mA (lower drive)	Higher noise immunity at 5 V but lacks TTL input compatibility; insufficient sink current for LED/bus loading beyond light loads	Choose for universal 2–5.5 V operation where TTL input compatibility is unnecessary and load current ≤8 mA suffices

Compared with SN74LVC06A and 74AHC05, the MC74ACT05NG uniquely delivers TTL-compatible inputs *and* 24 mA sink capability within a 5 V-only envelope-making it the only option among the three for bridging legacy TTL logic to modern open-drain buses without additional components.

Availability

MC74ACT05NG is available at Aetrix Electronics and suitable for industrial control panels, automotive body electronics, and IoT sensor node designs requiring stable component supply, long-term manufacturability, and RoHS-compliant sourcing.

Supply support for MC74ACT05NG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensing solutions for automotive, industrial, and cloud infrastructure markets.

The MC74ACT05NG belongs to onsemi's 74ACT logic family-engineered for high-speed, TTL-compatible CMOS performance in industrial and automotive applications where reliability, wide temperature operation, and interoperability with legacy logic are essential.

FAQ

What is the supply voltage range for MC74ACT05NG?

The MC74ACT05NG operates over a strict 4.5 V to 5.5 V DC supply range. Operation outside this window-especially below 4.5 V-compromises TTL input compatibility and output drive strength. The device is not rated for 3.3 V or dual-supply operation, and attempting to run it at 3.3 V will result in undefined input thresholds and reduced IOL performance. Always verify VCC stability within ±5% of 5.0 V in final designs using MC74ACT05NG.

Does MC74ACT05NG have push-pull or open-drain outputs?

MC74ACT05NG has open-drain outputs only-six independent NMOS drain terminals (pins 2, 4, 6, 8, 10, 12) with no internal pull-up. Each output must be externally pulled to a defined HIGH voltage (e.g., 5 V, 3.3 V, or another logic rail) via a resistor. This architecture enables wired-OR logic, I²C compatibility, and voltage-level translation, but prohibits use as a standalone push-pull driver without external components.

Is MC74ACT05NG pin-compatible with older 74LS05 devices?

Yes, MC74ACT05NG is explicitly designed as a drop-in replacement for 74LS05 in SOIC-14 packages-same pinout, same function, and same mechanical footprint. Unlike LS05, however, MC74ACT05NG offers CMOS-level quiescent current (<40 µA vs. ~20 mA for LS05), higher noise immunity, and improved ESD tolerance. No PCB changes are required when upgrading from 74LS05 to MC74ACT05NG.

What is the maximum output sink current per channel of MC74ACT05NG?

The MC74ACT05NG guarantees 24 mA sink current per output channel (IOL) under recommended operating conditions (VCC = 4.5–5.5 V, TA = −40°C to +85°C). This rating applies continuously-not just pulsed-and is validated across temperature and process corners. Exceeding 24 mA risks violating VOL specification (≤0.44 V) and may accelerate wear-out; always include margin in LED or relay driver designs using MC74ACT05NG.

Can MC74ACT05NG be used in I²C bus applications?

Yes, MC74ACT05NG is commonly deployed in I²C applications as a level-translating buffer or bus extender. Its open-drain outputs match I²C electrical requirements, and its TTL-compatible inputs accept standard 3.3 V or 5 V controller outputs. When used on SDA/SCL, configure external pull-ups to the target bus voltage (e.g., 3.3 V), and ensure rise/fall times remain within I²C spec-verified in MC74ACT05NG's AC characteristics table for CL = 50 pF.

MC74ACT05NG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74ACT

Package/Case:: 14-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: Open Drain

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Max):: 4 µA

Current - Output High, Low:: -, 24mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 8.5ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 14-PDIP

MC74ACT05NG FAQ

1.How can I place an order for MC74ACT05NG through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74ACT05NG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74ACT05NG reliable?

The price and inventory of MC74ACT05NG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74ACT05NG is usually 5 days.

3.What payment methods are accepted for MC74ACT05NG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74ACT05NG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74ACT05NG?

MC74ACT05NG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74ACT05NG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74ACT05NG?

For technical support, including MC74ACT05NG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74ACT05NG requirements.

6.How does Aetrix verify that MC74ACT05NG is sourced from the original manufacturer or authorized distributors?

All MC74ACT05NG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74ACT05NG meets industry standards.

7.What is the process for return or replacement of MC74ACT05NG?

All MC74ACT05NG units undergo pre-shipment inspection (PSI). If there is an issue with MC74ACT05NG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74ACT05NG part is unused and in its original packaging.

Return procedure for MC74ACT05NG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…