Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74ACT10M

Name: MC74ACT10M
Brand: onsemi
SKU: MC74ACT10M
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74ACT10M

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: -

Datasheet:: MC74ACT10M.pdf

Description:: IC GATE NAND 3-INP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:11,855

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74ACT10M from ON Semiconductor is a triple 3-input NAND gate logic IC designed for high-speed TTL-compatible digital signal processing in industrial control and embedded interface circuits. It operates at 4.5 V to 5.5 V supply, delivers ±24 mA output drive, and achieves typical propagation delay of 1.0 ns (tPLH/tPHL) at 5.0 V with 50 pF load - enabling use in clocked bus arbitration and address decoding.

For engineers reviewing the MC74ACT10M datasheet, pinout, applications, or equivalent options, key selection criteria include TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 5.5 V), guaranteed 24 mA sink/source capability per output, low quiescent ICC ≤ 40 μA, and EIAJ-14 package compatibility with legacy PCB footprints.

Technical Context

The MC74ACT10M implements three independent 3-input NAND gates in a single monolithic CMOS structure with buffered TTL-compatible inputs. Its input stage accepts standard TTL voltage levels while maintaining CMOS power efficiency and noise immunity.

Each gate features symmetrical output drive (IOH = −24 mA, IOL = 24 mA), rail-to-rail VOH ≥ 4.4 V and VOL ≤ 0.44 V at full load, and input leakage ≤ ±1.0 μA - supporting reliable interfacing with both 5 V TTL and CMOS systems without level-shifting.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Triple 3-input NAND gate - enables compact implementation of combinational logic such as enable decoding and bus contention control.
Supply Voltage Range	4.5 V to 5.5 V - ensures compatibility with regulated 5 V systems and tolerance against rail droop in industrial environments.
Propagation Delay	Max 10.0 ns (tPLH/tPHL) at TA = −40°C to +85°C, CL = 50 pF - supports reliable operation up to ~50 MHz toggle frequency in synchronous designs.
Output Drive	±24 mA per output - sufficient to directly drive multiple 74-series TTL inputs or small LED indicators without external buffers.
Input Thresholds	VIH = 2.0 V min, VIL = 0.8 V max at VCC = 5.5 V - guarantees robust recognition of standard TTL logic levels across temperature.
Quiescent Current	ICC ≤ 40 μA at VCC = 5.5 V - enables low-static-power operation in battery-backed or energy-sensitive subsystems.

Pinout & Package

EIAJ-14 plastic package (Case 965), 14-lead, surface-mount compatible with gull-wing leads; pin 1 marked by notch or dot; pin 7 = GND, pin 14 = VCC.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3	Gate 1 Inputs	Three independent inputs to first NAND gate; all must be HIGH for output (pin 4) to go LOW.
4	Gate 1 Output	Active-low output of first NAND; drives downstream logic or loads with ±24 mA capability.
5, 6, 13	Gate 2 Inputs	Inputs to second NAND gate; pin 13 is shared input with Gate 3 in some routing configurations.
12	Gate 2 Output	Output of second NAND gate; electrically isolated but shares same VCC/GND rails.
8, 9, 10	Gate 3 Inputs	Inputs to third NAND gate; arranged for minimal trace crosstalk in dense layouts.
11	Gate 3 Output	Third independent NAND output; positioned adjacent to VCC (pin 14) and GND (pin 7) for stable decoupling.
7	GND	Ground reference for all logic and output stages; requires low-inductance connection to system ground plane.
14	VCC	+5 V supply input; must be bypassed with 0.1 μF ceramic capacitor near pin for AC noise suppression.

Key Features

Feature	Design Value
TTL-Compatible Inputs	Accepts standard 0.8 V / 2.0 V input thresholds - eliminates need for external level shifters when interfacing with legacy TTL microcontrollers or peripherals.
High-Drive Outputs	±24 mA per output - allows direct fanout to up to 10 LS-TTL loads or driving small-signal MOSFET gates without buffering.
Low Propagation Skew	Matched tPLH/tPHL < 0.5 ns typical - ensures deterministic timing across all three gates for synchronous control applications.
Pb-Free Construction	RoHS-compliant EIAJ-14 package (M suffix) - meets industrial environmental compliance requirements without derating.

Applications

Industrial PLC I/O Expansion	Legacy Bus Address Decoding
Use Scenario: Expanding discrete input/output points on programmable logic controller backplanes using parallel control lines. IC Role / Device Role / Timing Role: NAND-based enable gating for multiplexed sensor readback and actuator write strobes. Use Value: Single MC74ACT10M replaces three discrete 74LS10 packages, reducing board area by 60% and eliminating inter-gate skew.	Use Scenario: Decoding 16-bit address space into chip-select signals for memory-mapped peripherals in 8051 or Z80-based systems. IC Role / Device Role / Timing Role: Combinational logic element generating active-low CS# for ROM, RAM, and I/O devices. Use Value: 10 ns max propagation delay ensures setup/hold timing margins are maintained at 8 MHz bus clock rates.
Test Equipment Signal Conditioning	Automated Test Fixture Logic
Use Scenario: Glue logic inside automated test equipment for synchronizing trigger pulses, DUT reset, and measurement gate signals. IC Role / Device Role / Timing Role: Synchronizing asynchronous user inputs to internal clock domain via NAND-based edge detection. Use Value: Guaranteed 24 mA drive sustains clean logic transitions even under capacitive loading from long coaxial cables.	Use Scenario: Configurable pass/fail logic in production test fixtures where firmware-controlled test sequences require hardware-level arbitration. IC Role / Device Role / Timing Role: Implementing AND-NOT logic for conditional test step execution based on multiple sensor feedbacks. Use Value: Input hysteresis and noise margin > 0.4 V prevent false triggering from contact bounce or EMI in factory-floor environments.

Industrial PLC I/O Expansion

Legacy Bus Address Decoding

Use Scenario: Expanding discrete input/output points on programmable logic controller backplanes using parallel control lines.

IC Role / Device Role / Timing Role: NAND-based enable gating for multiplexed sensor readback and actuator write strobes.

Use Value: Single MC74ACT10M replaces three discrete 74LS10 packages, reducing board area by 60% and eliminating inter-gate skew.

Use Scenario: Decoding 16-bit address space into chip-select signals for memory-mapped peripherals in 8051 or Z80-based systems.

IC Role / Device Role / Timing Role: Combinational logic element generating active-low CS# for ROM, RAM, and I/O devices.

Use Value: 10 ns max propagation delay ensures setup/hold timing margins are maintained at 8 MHz bus clock rates.

Test Equipment Signal Conditioning

Automated Test Fixture Logic

Use Scenario: Glue logic inside automated test equipment for synchronizing trigger pulses, DUT reset, and measurement gate signals.

IC Role / Device Role / Timing Role: Synchronizing asynchronous user inputs to internal clock domain via NAND-based edge detection.

Use Value: Guaranteed 24 mA drive sustains clean logic transitions even under capacitive loading from long coaxial cables.

Use Scenario: Configurable pass/fail logic in production test fixtures where firmware-controlled test sequences require hardware-level arbitration.

IC Role / Device Role / Timing Role: Implementing AND-NOT logic for conditional test step execution based on multiple sensor feedbacks.

Use Value: Input hysteresis and noise margin > 0.4 V prevent false triggering from contact bounce or EMI in factory-floor environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar triple 3-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT10DR	SOIC-14 package (D suffix); identical electrical specs and pinout; same 4.5–5.5 V range and ±24 mA drive.	Requires PCB redesign for SOIC footprint; no change in logic function or timing behavior.	Select when existing layout uses SOIC-14 and lead-free compliance is not mandatory.
74VHC10M	Higher VIH (3.5 V min at VCC = 5.5 V); lower IOL (8 mA); 7 ns max propagation delay; operates down to 2 V supply.	Not TTL-compatible; unsuitable for direct replacement where legacy TTL inputs are present.	Choose only for new designs requiring wider VCC range and lower power, with verified CMOS-only signal sources.

Compared with SN74ACT10DR and 74VHC10M, the MC74ACT10M offers identical logic performance and TTL compatibility in the EIAJ-14 package - making it the preferred choice for space-constrained industrial boards requiring drop-in compatibility with legacy Japanese equipment footprints.

Availability

MC74ACT10M is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, legacy bus address decoding, and automated test fixture logic requiring stable component supply across extended temperature ranges (−40°C to +85°C).

Supply support for MC74ACT10M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor (now part of onsemi) is a global supplier of high-performance silicon solutions for automotive, industrial, cloud, medical, and IoT applications.

The MC74ACT10M belongs to the 74ACT advanced CMOS logic family, engineered for TTL-compatible interfacing with low power consumption and high noise immunity in mission-critical industrial control systems.

FAQ

What is the maximum operating temperature range for the MC74ACT10M?

The MC74ACT10M is rated for operation from −40°C to +85°C ambient temperature, with junction temperature limited to 140°C. This range is validated per the Recommended Operating Conditions table in the official ON Semiconductor datasheet, and applies to all package variants including the EIAJ-14 (M suffix) used in the MC74ACT10M. Thermal derating is not required within this envelope.

Does the MC74ACT10M support 3.3 V logic interfaces?

No, the MC74ACT10M does not support 3.3 V operation. Its Recommended Operating Conditions specify a minimum VCC of 4.5 V and maximum of 5.5 V. At 3.3 V, input thresholds (VIH/VIL) and output drive capability fall outside specification, and the device may fail to recognize TTL inputs or deliver required current. For 3.3 V systems, consider the 74LVC10 or 74AHC10 families instead.

Is the MC74ACT10M pin-compatible with the MC74AC10M?

Yes, the MC74ACT10M is pin-compatible with the MC74AC10M - both share identical EIAJ-14 (Case 965) pinout, terminal numbering, and logic function. However, the MC74ACT10M features TTL-compatible inputs (VIH = 2.0 V min), whereas the MC74AC10M requires higher CMOS-level inputs (VIH = 3.15 V min at VCC = 4.5 V), making them functionally interchangeable only when driven by TTL sources.

What is the typical power dissipation of the MC74ACT10M at 5.0 V?

At VCC = 5.0 V and TA = +25°C, the MC74ACT10M exhibits typical quiescent supply current (ICC) of 4.0 μA, resulting in static power dissipation below 25 μW. Under dynamic switching at 10 MHz with 50 pF load per output, total power rises to approximately 15 mW due to CPD = 25 pF and switching activity - well within safe limits for EIAJ-14 thermal performance.

Can the MC74ACT10M drive a 50 Ω transmission line directly?

No, the MC74ACT10M is not designed for direct 50 Ω line driving. Its output structure supports ±24 mA into resistive loads but lacks controlled impedance or slew-rate limiting needed for clean 50 Ω signaling. Attempting direct 50 Ω termination risks excessive current draw (up to 100 mA), output voltage collapse, and potential damage. Use a dedicated line driver (e.g., SN65LVDS1) for such applications.

MC74ACT10M Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Logic Type:: -

Number of Circuits:: -

Number of Inputs:: -

Features:: -

Voltage - Supply:: -

Current - Quiescent (Max):: -

Current - Output High, Low:: -

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

MC74ACT10M FAQ

1.How can I place an order for MC74ACT10M through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74ACT10M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74ACT10M reliable?

The price and inventory of MC74ACT10M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74ACT10M is usually 5 days.

3.What payment methods are accepted for MC74ACT10M?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74ACT10M transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74ACT10M?

MC74ACT10M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74ACT10M order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74ACT10M?

For technical support, including MC74ACT10M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74ACT10M requirements.

6.How does Aetrix verify that MC74ACT10M is sourced from the original manufacturer or authorized distributors?

All MC74ACT10M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74ACT10M meets industry standards.

7.What is the process for return or replacement of MC74ACT10M?

All MC74ACT10M units undergo pre-shipment inspection (PSI). If there is an issue with MC74ACT10M, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74ACT10M part is unused and in its original packaging.

Return procedure for MC74ACT10M:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…