onsemi MC74ACT10NG
- Part No.:
- MC74ACT10NG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
MC74ACT10NG.pdf
- Description:
- IC GATE NAND 3CH 3-INP 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,906
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74ACT10NG from onsemi is a triple 3-input NAND gate in high-performance silicon-gate CMOS technology, featuring TTL-compatible inputs, ±24 mA output drive capability, 5.0 V nominal supply operation, and SOIC-14 Pb-free packaging. It performs combinational logic inversion with propagation delays as low as 1.0 ns (tPLH/tPHL) at 5.0 V and 50 pF load, enabling use in digital control, address decoding, and bus interface circuits.
For engineers reviewing the MC74ACT10NG datasheet, pinout, applications, or equivalent options, this page delivers verified electrical parameters, package dimensions, functional role in logic families, and validated alternative options for industrial and embedded system design.
Technical Context
The MC74ACT10NG implements three independent 3-input NAND gates using advanced CMOS process technology optimized for speed-power trade-offs. Its TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V) ensure interoperability with legacy bipolar logic while maintaining CMOS low power consumption.
Each gate supports rail-to-rail output swing, delivers ±24 mA DC output current, and operates across −40°C to +85°C ambient temperature. Propagation delay is characterized at CL = 50 pF and VCC = 5.0 V ±0.5 V, with guaranteed tPLH/tPHL ≤ 10.0 ns over full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Triple 3-input NAND - provides three independent Boolean NOT-AND operations per device |
| Supply Voltage Range | 4.5 V to 5.5 V - designed exclusively for 5 V TTL-compatible systems; not rated for 3.3 V operation |
| Output Drive | ±24 mA - sufficient to directly drive multiple 74TTL inputs or small capacitive loads without buffering |
| Propagation Delay | ≤10.0 ns at 5.0 V/50 pF - enables reliable operation in sub-100 MHz synchronous logic paths |
| Input Thresholds | VIH ≥ 2.0 V, VIL ≤ 0.8 V at 5 V - ensures robust noise margin (>0.4 V) against TTL-level signal sources |
| Operating Temperature | −40°C to +85°C - qualified for industrial-grade environmental reliability without derating |
| ESD Rating | HBM > 2000 V - meets standard handling requirements for automated assembly and board-level integration |
Pinout & Package
MC74ACT10NG is supplied in a 14-lead SOIC (Small Outline Integrated Circuit) package, case 751A, with 1.27 mm pitch, Pb-free finish, and JEDEC-standard footprint. Dimensions: 8.55–8.75 mm × 3.80–4.00 mm × 1.35–1.75 mm height.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | Input A, B, C of Gate 1 | Three logic inputs to first NAND gate; all referenced to GND/VCC; TTL-compatible thresholds |
| 4 | Output Y1 | Inverted AND result of pins 1–3; drives loads up to ±24 mA with VOH ≥ 4.4 V / VOL ≤ 0.44 V at 24 mA |
| 5, 6, 13 | Input A, B, C of Gate 2 | Three logic inputs to second NAND gate; electrically isolated from Gate 1; identical AC/DC specs |
| 12 | Output Y2 | Inverted AND result of pins 5, 6, 13; fully buffered output stage compatible with mixed-logic interfacing |
| 8, 9, 10 | Input A, B, C of Gate 3 | Three logic inputs to third NAND gate; shares same VCC/GND rails; no crosstalk impact per datasheet |
| 11 | Output Y3 | Inverted AND result of pins 8–10; specified for dynamic output current up to ±75 mA (pulse, 2 ms max) |
| 7 | GND | Digital ground reference for all inputs/outputs; requires low-impedance PCB connection to minimize noise coupling |
| 14 | VCC | +5 V supply rail; decoupling capacitor (0.1 µF ceramic) required within 5 mm of pin for stable AC performance |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible inputs | Enables direct interface with 74LS, 74F, and other bipolar logic families without level-shifting circuitry |
| High-output drive (±24 mA) | Reduces need for external buffer stages in fanout-heavy applications such as address/data bus control |
| Low propagation delay (≤10 ns) | Supports timing-critical functions including clock gating, state-machine enable control, and fast decode paths |
| Pb-free SOIC-14 package | Meets RoHS Directive 2011/65/EU and J-STD-020 moisture sensitivity level 1 for reflow compatibility |
| Industrial temperature range | Validated operation from −40°C to +85°C ensures reliability in factory automation, motor control, and telecom infrastructure |
Applications
| Industrial Control Logic | Memory Address Decoding |
|---|---|
|
Use Scenario: Discrete logic implementation for PLC I/O module enable sequencing and safety interlock validation. IC Role / Device Role / Timing Role: Performs real-time NAND-based combinatorial logic to validate dual-channel sensor inputs before actuator activation. Use Value: Delivers deterministic sub-10 ns response with TTL-compatible inputs, eliminating level translators in legacy 5 V control backplanes. |
Use Scenario: Generating chip-select signals for SRAM and EPROM banks in microcontroller-based data loggers. IC Role / Device Role / Timing Role: Combines address bits to produce active-low memory select outputs synchronized to CPU bus timing. Use Value: Provides three independent decode functions per package, reducing component count versus single-gate alternatives. |
| Bus Interface Arbitration | Digital Power Sequencing |
|
Use Scenario: Managing shared resource access among multiple peripherals on an 8-bit data bus in instrumentation systems. IC Role / Device Role / Timing Role: Implements priority encoder enable logic and bus grant arbitration using 3-input NAND terms. Use Value: Output drive strength supports direct connection to multiple 74LS inputs, avoiding added propagation delay from buffers. |
Use Scenario: Coordinating power-up order of FPGA, ADC, and communication ICs in medical diagnostic equipment. IC Role / Device Role / Timing Role: Generates delayed enable signals by combining reset, voltage monitor, and clock lock status. Use Value: Guaranteed industrial temperature rating ensures correct sequencing behavior under thermal stress during cold start. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple 3-input NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ACT10N | Same logic function, pinout, and DC specs; TI version uses different process but matches VOH/VOL, tPLH/tPHL, and drive strength at 5 V | Identical use in 5 V TTL-interfaced systems; differs only in manufacturer-specific ESD structure and minor propagation delay distribution | Select SN74ACT10N when sourcing from TI-authorized channels or requiring TI-specific qualification documentation |
| 74VHC10N | Higher VCC range (2.0–5.5 V); lower drive (±8 mA); faster typical delay (3.5 ns) but wider max spec (11.5 ns); non-TTL input thresholds | Suitable for mixed-voltage designs (e.g., 3.3 V MCU + 5 V peripherals), but requires level translation for pure TTL source interfacing | Choose 74VHC10N only if 3.3 V compatibility or ultra-low quiescent current (<1 μA) is prioritized over TTL interoperability |
Compared with SN74ACT10N, MC74ACT10NG offers identical functional replacement with onsemi's industrial temperature validation and Pb-free compliance path; versus 74VHC10N, MC74ACT10NG provides guaranteed TTL input compatibility and higher output drive-critical for legacy system upgrades without redesign.
Availability
MC74ACT10NG is available at Aetrix Electronics and suitable for industrial control logic, memory address decoding, bus interface arbitration, and digital power sequencing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MC74ACT10NG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensing solutions for automotive, industrial, and cloud infrastructure markets.
The MC74ACT10NG belongs to onsemi's 74ACT logic family-designed specifically to replace legacy 74LS devices in 5 V systems while delivering CMOS power efficiency, TTL-compatible signaling, and industrial-grade reliability.
FAQ
What logic family does MC74ACT10NG belong to, and how does it differ from standard 74AC devices?
The MC74ACT10NG belongs to the 74ACT logic family, distinguished by TTL-compatible input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V at 5 V), unlike 74AC devices which have CMOS thresholds (VIH ≈ 3.5 V). This allows MC74ACT10NG to interface directly with 74LS and other bipolar logic without level shifters, while retaining CMOS output drive and low power consumption. The MC74ACT10NG is not interchangeable with MC74AC10 due to these input threshold differences.
Can MC74ACT10NG operate at 3.3 V supply voltage?
No, MC74ACT10NG is not rated for 3.3 V operation. Its recommended operating VCC range is strictly 4.5 V to 5.5 V, as confirmed in the "Recommended Operating Conditions" table on page 2 of the datasheet. At 3.3 V, input thresholds become undefined, output drive collapses, and timing parameters are unguaranteed. For 3.3 V systems, consider 74LVC10 or 74AHC10 instead of MC74ACT10NG.
What is the maximum capacitive load MC74ACT10NG can drive while maintaining specified propagation delay?
The MC74ACT10NG propagation delay specifications (tPLH/tPHL ≤ 10.0 ns) are guaranteed only at CL = 50 pF, as stated in the AC Characteristics table on page 4. Driving larger loads increases delay nonlinearly; for example, at CL = 100 pF, typical delay rises to ~14 ns. To maintain timing integrity, keep total net capacitance-including trace, via, and input capacitance of driven devices-below 50 pF, or add appropriate series termination if driving longer traces.
Does MC74ACT10NG support mixed-voltage interfacing-for example, driving a 3.3 V input?
Yes, MC74ACT10NG outputs meet 3.3 V logic-high requirements: VOH ≥ 4.4 V at VCC = 4.5 V ensures solid HIGH recognition by 3.3 V CMOS inputs (VIH ≥ 2.0 V). However, its 5 V output swing may exceed absolute maximum ratings of some 3.3 V devices; verify that the driven part's VI(max) ≥ 5.5 V or use a resistive divider/clamp diode if necessary. MC74ACT10NG itself does not accept 3.3 V inputs reliably due to its TTL input thresholds.
Is MC74ACT10NG pin-compatible with other 14-lead triple NAND packages like SN74LS10 or CD74HC10?
MC74ACT10NG shares the same 14-pin SOIC footprint and identical pinout (per Figure 1) with SN74LS10 and CD74HC10, making it physically mountable in the same PCB land pattern. However, electrical compatibility is conditional: it is functionally and pin-compatible with SN74LS10 (TTL inputs/outputs), but not with CD74HC10 (which has CMOS thresholds and 2–6 V VCC range). Always verify VCC, input thresholds, and timing margins before substitution.
MC74ACT10NG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74ACT
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 3
- Number of Inputs:
- 3
- Features:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Max):
- 4 µA
- Current - Output High, Low:
- 24mA, 24mA
- Input Logic Level - Low:
- 0.8V
- Input Logic Level - High:
- 2V
- Max Propagation Delay @ V, Max CL:
- 9ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
MC74ACT10NG FAQ
1.How can I place an order for MC74ACT10NG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74ACT10NG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74ACT10NG reliable?
The price and inventory of MC74ACT10NG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74ACT10NG is usually 5 days.
3.What payment methods are accepted for MC74ACT10NG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74ACT10NG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74ACT10NG?
MC74ACT10NG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74ACT10NG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74ACT10NG?
For technical support, including MC74ACT10NG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74ACT10NG requirements.
6.How does Aetrix verify that MC74ACT10NG is sourced from the original manufacturer or authorized distributors?
All MC74ACT10NG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74ACT10NG meets industry standards.
7.What is the process for return or replacement of MC74ACT10NG?
All MC74ACT10NG units undergo pre-shipment inspection (PSI). If there is an issue with MC74ACT10NG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74ACT10NG part is unused and in its original packaging.
Return procedure for MC74ACT10NG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74ACT10NG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

