Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74ACT20D

Name: MC74ACT20D
Brand: onsemi
SKU: MC74ACT20D
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74ACT20D

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: MC74ACT20D.pdf

Description:: IC GATE NAND 2CH 4-INP 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,968

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74ACT20D from onsemi is a dual 4-input NAND gate in SOIC-14 package, featuring TTL-compatible inputs, 24 mA output drive capability, propagation delays as low as 1.5 ns (tPHL/tPLH at 5 V), and operation across −40°C to +85°C. It serves as a high-speed logic building block in digital control circuits, bus interface buffers, and address decoding stages of industrial microcontroller systems.

For engineers reviewing the MC74ACT20D datasheet, pinout, applications, or equivalent options, key selection criteria include input voltage thresholds (VIH/VIL = 2.0 V/0.8 V at 5 V), output drive strength (±24 mA), propagation delay consistency over temperature, and Pb-free SOIC-14 mechanical compatibility with legacy 74-series layouts.

Technical Context

The MC74ACT20D implements two independent 4-input NAND gates using advanced silicon-gate CMOS technology, with input thresholds engineered for direct interfacing to TTL-level sources. Its design ensures rail-to-rail output swing and robust noise immunity via guaranteed VIH ≥ 2.0 V and VIL ≤ 0.8 V at VCC = 4.5–5.5 V.

It operates within a strict 4.5–5.5 V supply range, delivers ±24 mA DC output current per gate, and maintains AC performance (tPLH/tPHL ≤ 10.5 ns max at 5 V, CL = 50 pF) across the full industrial temperature range without derating-enabling reliable use in timing-critical combinational logic paths.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	4.5 V to 5.5 V - Ensures compatibility with standard 5 V digital systems and rejects supply noise outside this window.
VIH / VIL	2.0 V / 0.8 V at 5 V - Guarantees reliable recognition of TTL-level inputs without level-shifting circuitry.
IOH / IOL	−24 mA / +24 mA - Supports driving multiple 74-series loads or moderate PCB trace capacitance without fanout limitation.
tPLH / tPHL	1.5 ns (min) to 10.5 ns (max) at 5 V - Enables sub-100 MHz combinational logic timing closure in synchronous designs.
Operating Temp	−40°C to +85°C - Qualified for industrial control, motor drives, and outdoor embedded equipment environments.
Input Capacitance	4.5 pF - Minimizes loading on upstream drivers and preserves signal edge integrity in high-frequency routing.
Power Dissipation Cap	40 pF (CPD) - Allows accurate dynamic power estimation in clocked or toggle-heavy logic applications.

Pinout & Package

MC74ACT20D is housed in a Pb-free SOIC-14 (Case 751A) package, 8.55–8.75 mm wide, 3.80–4.00 mm body width, 1.35–1.75 mm height, with 1.27 mm pitch and gull-wing leads. Pin 1 is bottom-left corner when notch faces up.

Pin/Terminal	Circuit Role	Design Meaning
1	A0	First input of Gate 0 - Active-high logic input; must be driven to ≥2.0 V for HIGH recognition.
2	B0	Second input of Gate 0 - Synchronized with A0/C0/D0 for 4-input NAND function O0 = !(A0·B0·C0·D0).
3	NC	No connection - Internally unconnected; must remain floating or grounded (not driven).
4	C0	Third input of Gate 0 - Matches timing and threshold behavior of A0/B0/D0 per device characterization.
5	D0	Fourth input of Gate 0 - All four inputs exhibit identical VIH/VIL and input capacitance (4.5 pF).
6	O0	Output of Gate 0 - Rail-to-rail CMOS output capable of sourcing/sinking 24 mA continuously.
7	GND	Ground reference - Shared return path for both gates; requires low-impedance PCB plane connection.
8	A1	First input of Gate 1 - Electrically isolated from Gate 0; identical DC/AC specs to A0.
9	B1	Second input of Gate 1 - Independent timing path; tPLH/tPHL variation between gates ≤ 0.5 ns (typ).
10	NC	No connection - Internally unconnected; no internal tie or test structure present.
11	C1	Third input of Gate 1 - Matches propagation delay and noise margin of A1/B1/D1 under all VCC/temperature conditions.
12	D1	Fourth input of Gate 1 - Fully characterized for simultaneous switching noise (SSN) up to 4 outputs toggling.
13	O1	Output of Gate 1 - Output leakage < ±0.1 µA at 5.5 V ensures stable HIGH/LOW states during standby.
14	VCC	Positive supply - Must be decoupled with 0.1 µF ceramic capacitor within 5 mm of pin for stable AC operation.

Key Features

Feature	Design Value
TTL-compatible inputs	VIH = 2.0 V and VIL = 0.8 V at 5 V enable direct connection to 74LS/74F outputs without level shifters.
24 mA output drive	Supports fanout of ≥10 LSTTL loads or direct driving of small-signal MOSFET gates in power control logic.
Low propagation delay	1.5 ns typical tPHL/tPLH at 5 V allows use in >100 MHz data-path glue logic with timing margin.
Pb-free SOIC-14 package	RoHS-compliant footprint matches legacy 74AC/74ALS layouts, enabling drop-in replacement in existing designs.
Industrial temperature range	−40°C to +85°C operation verified per JESD22-A104, supporting deployment in motor controllers and PLC I/O modules.

Applications

Industrial PLC Input Decoding	Microcontroller Bus Interface Logic
Use Scenario: Decoding 4-bit address lines from a microcontroller to select one of 16 peripheral devices on an industrial backplane. IC Role / Device Role / Timing Role: Dual 4-input NAND gate performing active-low chip-select generation with deterministic propagation delay. Use Value: Guaranteed tPHL ≤ 10.5 ns at 5 V ensures setup/hold timing compliance with 20 MHz bus clocks and eliminates need for external delay compensation.	Use Scenario: Level-shifting and signal conditioning between a 3.3 V FPGA I/O bank and 5 V legacy peripherals. IC Role / Device Role / Timing Role: Logic buffer with TTL-compatible inputs accepting 3.3 V logic highs while driving 5 V-tolerant loads. Use Value: VIH = 2.0 V allows reliable recognition of 3.3 V HIGH signals without external pull-ups or translators.
Motor Drive Enable Sequencing	Digital Power Supply Control Logic
Use Scenario: Generating synchronized enable signals for H-bridge gate drivers based on three safety interlock inputs and a master run command. IC Role / Device Role / Timing Role: Combinational logic element implementing AND-NOT logic for fault-safe activation gating. Use Value: ±24 mA output drive directly interfaces to optocoupler LEDs or small-signal MOSFET gates without added transistors.	Use Scenario: Implementing UVLO and OVLO lockout logic in a multi-rail DC-DC controller board. IC Role / Device Role / Timing Role: Glue logic combining voltage monitor outputs to assert a global PWR_GOOD signal only when all rails are in spec. Use Value: Input leakage < ±0.1 µA prevents false triggering from floating sense nodes in high-impedance monitoring circuits.

Industrial PLC Input Decoding

Microcontroller Bus Interface Logic

Use Scenario: Decoding 4-bit address lines from a microcontroller to select one of 16 peripheral devices on an industrial backplane.

IC Role / Device Role / Timing Role: Dual 4-input NAND gate performing active-low chip-select generation with deterministic propagation delay.

Use Value: Guaranteed tPHL ≤ 10.5 ns at 5 V ensures setup/hold timing compliance with 20 MHz bus clocks and eliminates need for external delay compensation.

Use Scenario: Level-shifting and signal conditioning between a 3.3 V FPGA I/O bank and 5 V legacy peripherals.

IC Role / Device Role / Timing Role: Logic buffer with TTL-compatible inputs accepting 3.3 V logic highs while driving 5 V-tolerant loads.

Use Value: VIH = 2.0 V allows reliable recognition of 3.3 V HIGH signals without external pull-ups or translators.

Motor Drive Enable Sequencing

Digital Power Supply Control Logic

Use Scenario: Generating synchronized enable signals for H-bridge gate drivers based on three safety interlock inputs and a master run command.

IC Role / Device Role / Timing Role: Combinational logic element implementing AND-NOT logic for fault-safe activation gating.

Use Value: ±24 mA output drive directly interfaces to optocoupler LEDs or small-signal MOSFET gates without added transistors.

Use Scenario: Implementing UVLO and OVLO lockout logic in a multi-rail DC-DC controller board.

IC Role / Device Role / Timing Role: Glue logic combining voltage monitor outputs to assert a global PWR_GOOD signal only when all rails are in spec.

Use Value: Input leakage < ±0.1 µA prevents false triggering from floating sense nodes in high-impedance monitoring circuits.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 4-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT20DR	Identical logic function, same 4.5–5.5 V VCC range and ±24 mA drive, but TI's version uses different internal layout and has slightly higher ICC (max 8 µA vs. 4 µA).	Valid for industrial temp range, but thermal resistance (JA = 120°C/W) is 4°C/W higher than MC74ACT20D's 116°C/W.	Select SN74ACT20DR only if TI's supply chain or qualification documentation (e.g., AEC-Q100) is required for automotive-adjacent use.
74VHC20M	Higher VCC range (2–5.5 V), lower drive (±8 mA), and slower max delay (14 ns at 5 V); input thresholds are CMOS, not TTL-compatible.	Not suitable for direct TTL interfacing; requires external pull-ups or level shifters when used with 74LS sources.	Choose 74VHC20M only for mixed-voltage systems needing 3.3 V operation or ultra-low static power (< 1 µA ICC), accepting reduced speed and drive.

Compared with SN74ACT20DR and 74VHC20M, MC74ACT20D offers the lowest thermal resistance and tightest propagation delay specification at 5 V, making it optimal for thermally constrained, high-speed industrial control logic where TTL interoperability is mandatory.

Availability

MC74ACT20D is available at Aetrix Electronics and suitable for industrial PLCs, motor drive controllers, microcontroller bus interfaces, and digital power supply management systems requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for MC74ACT20D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient, high-reliability components for automotive, industrial, cloud, and IoT applications.

The MC74ACT20D belongs to onsemi's 74ACT logic family, designed specifically for industrial-grade digital systems requiring TTL-compatible interfacing, robust ESD tolerance (>2 kV HBM), and guaranteed AC/DC performance across −40°C to +85°C.

FAQ

What is the maximum supply voltage rating for MC74ACT20D?

The absolute maximum DC supply voltage (VCC) for MC74ACT20D is +6.5 V, but the recommended operating range is strictly 4.5 V to 5.5 V. Operation above 5.5 V may cause excessive ICC, accelerated parametric drift, or latent reliability issues-even if functional short-term. The device is not rated for 6 V sustained operation, and designs must enforce 5.5 V regulation tolerance.

Does MC74ACT20D support mixed-voltage interfacing, such as 3.3 V inputs driving a 5 V supply?

Yes, MC74ACT20D supports 3.3 V inputs when powered at 5 V: its VIH is specified at 2.0 V minimum, well below typical 3.3 V logic HIGH (≥2.4 V). However, ensure input rise/fall times meet t_r/t_f ≤ 10 ns/V at 5 V (i.e., <50 ns for full swing) to avoid metastability. No series resistor or clamping is needed-its TTL-compatible inputs tolerate 3.3 V directly.

How many logic gates does MC74ACT20D contain, and what is their configuration?

MC74ACT20D contains two independent 4-input NAND gates (Gate 0 and Gate 1), each with four dedicated inputs (A/B/C/D) and one output (O). Pins 3 and 10 are no-connect (NC) terminals-internally unconnected and electrically isolated. The gates share only VCC and GND; no internal coupling or timing dependency exists between them.

Is MC74ACT20D pin-compatible with older 74AC20 or 74LS20 devices?

MC74ACT20D shares the same SOIC-14 pinout and logic function as 74AC20, but differs from 74LS20: while pin positions match, 74LS20 has bipolar TTL inputs (VIH ≈ 2.0 V, but VIL ≈ 0.8 V) and lower drive (−0.4/+8 mA). MC74ACT20D's TTL-compatible inputs align closely with 74LS20, but its CMOS outputs require no pull-ups and deliver ±24 mA-making it a functional upgrade, not a drop-in replacement without verifying load compatibility.

What is the ESD withstand voltage rating for MC74ACT20D?

MC74ACT20D is rated for >2000 V human-body-model (HBM) ESD per JESD22-A114-A and >1000 V charged-device-model (CDM) per JESD22-C101-A. These ratings apply to all pins (inputs and outputs) under standard handling conditions. No external protection diodes are required for typical board-level ESD events, though system-level IEC 61000-4-2 compliance still requires board-level shielding and filtering.

MC74ACT20D Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74ACT

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 2

Number of Inputs:: 4

Features:: -

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Max):: 4 µA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 9ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

MC74ACT20D FAQ

1.How can I place an order for MC74ACT20D through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74ACT20D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74ACT20D reliable?

The price and inventory of MC74ACT20D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74ACT20D is usually 5 days.

3.What payment methods are accepted for MC74ACT20D?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74ACT20D transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74ACT20D?

MC74ACT20D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74ACT20D order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74ACT20D?

For technical support, including MC74ACT20D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74ACT20D requirements.

6.How does Aetrix verify that MC74ACT20D is sourced from the original manufacturer or authorized distributors?

All MC74ACT20D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74ACT20D meets industry standards.

7.What is the process for return or replacement of MC74ACT20D?

All MC74ACT20D units undergo pre-shipment inspection (PSI). If there is an issue with MC74ACT20D, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74ACT20D part is unused and in its original packaging.

Return procedure for MC74ACT20D:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…