onsemi MC74ACT652DWR2G
- Part No.:
- MC74ACT652DWR2G
- Manufacturer:
- onsemi
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MC74ACT652DWR2G.pdf
- Description:
- IC TXRX NON-INVERT 5.5V 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,109
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74ACT652DWR2G from onsemi is an octal registered bus transceiver with 3-state outputs and non-inverting logic, designed for bidirectional data flow control between A and B buses in high-speed digital systems. It features independent A/B registers, real-time and stored-data multiplexing, TTL-compatible inputs, ±24 mA output drive, and operates at 4.5–5.5 V supply. It is used in address/data bus isolation and register-controlled data routing in industrial controllers and communication interface modules.
For engineers reviewing the MC74ACT652DWR2G datasheet, pinout, applications, or equivalent options, key selection considerations include clock-controlled register loading (CAB/CBA), dual-direction transmit/receive control (SAB/SBA), 3-state output enable (GAB/GBA), and SOIC-24 package compatibility with legacy 300-mil DIP footprints.
Technical Context
The MC74ACT652DWR2G implements two independent 8-bit D-type flip-flop registers synchronized to separate LOW-to-HIGH clock edges on CAB (load A bus → A register) and CBA (load B bus → B register). Its logic supports four concurrent data-handling modes: real-time A→B or B→A transfer, storage from either bus to both registers, and simultaneous stored-data bidirectional exchange.
Control is managed via three signal groups per direction: SAB/SBA select real-time vs. registered data path; GAB/GBA enable/disable A→B or B→A 3-state outputs; and CAB/CBA trigger register updates. All inputs are TTL-compatible, and outputs meet ±24 mA drive strength at VCC = 5.0 V with guaranteed VOL ≤ 0.44 V and VOH ≥ 4.76 V under load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5–5.5 V - Ensures compatibility with standard 5 V TTL/CMOS logic rails and stable operation across industrial temperature range. |
| Output Drive | ±24 mA - Supports direct interfacing with multiple LS-TTL loads or driving moderate-capacitance PCB traces without external buffers. |
| Propagation Delay | 2.0–13.0 ns (CL = 50 pF, VCC = 5.0 V) - Enables reliable operation in systems with >30 MHz clock domains and tight setup/hold timing budgets. |
| Input Compatibility | TTL-level - Accepts standard 0.8 V / 2.0 V input thresholds, eliminating need for level-shifting when interfacing with legacy microcontrollers or FPGAs. |
| 3-State Enable Time | 1.5–2.5 ns (tPZH/tPZL) - Allows rapid bus arbitration and minimizes contention windows during multi-master data transfers. |
| Operating Temperature | −40°C to +85°C - Qualified for use in industrial automation, motor drives, and outdoor embedded equipment without derating. |
| Package | SOIC-24 (Case 751E) - 300-mil wide body with 1.27 mm pitch; compatible with standard surface-mount reflow profiles and automated optical inspection. |
Pinout & Package
MC74ACT652DWR2G is housed in a 24-pin SOIC (Small Outline Integrated Circuit) package, case 751E, with 300-mil body width and 1.27 mm lead pitch. The package is Pb-free and RoHS-compliant, rated MSL Level 1, and supports standard IR reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A7 | A-Bus Data Inputs/Outputs | Bidirectional I/O pins for A-side bus; function as inputs during register load, outputs when GAB active and SAB selects source. |
| B0–B7 | B-Bus Data Inputs/Outputs | Bidirectional I/O pins for B-side bus; function as inputs during register load, outputs when GBA active and SBA selects source. |
| CAB | A-Register Clock Input | LOW-to-HIGH transition loads data from A0–A7 into A-register; controls timing of A→B stored-data transfers. |
| CBA | B-Register Clock Input | LOW-to-HIGH transition loads data from B0–B7 into B-register; controls timing of B→A stored-data transfers. |
| SAB | A→B Data Path Select | L = real-time A→B transfer; H = stored-A→B transfer; determines whether output reflects live or latched A-bus data. |
| SBA | B→A Data Path Select | L = real-time B→A transfer; H = stored-B→A transfer; determines whether output reflects live or latched B-bus data. |
| GAB | A→B Output Enable | L = enables A→B 3-state outputs (A0–A7 drive B0–B7); H = high-impedance - isolates A-bus from B-bus. |
| GBA | B→A Output Enable | L = enables B→A 3-state outputs (B0–B7 drive A0–A7); H = high-impedance - isolates B-bus from A-bus. |
| VCC | Positive Supply | 5 V nominal power rail; must be decoupled locally with 0.1 μF ceramic capacitor near Pin 24. |
| GND | Ground Reference | System ground return; connects to Pin 12; requires low-inductance layout to minimize switching noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Independent A/B Registers | Enables asynchronous data capture on each bus - A and B sides can be loaded at different times without mutual interference. |
| Multiplexed Real-Time & Stored Transfer | Per-pin SAB/SBA control allows dynamic switching between live bus pass-through and registered data, supporting flexible protocol framing. |
| TTL-Compatible Inputs | VIH = 2.0 V min, VIL = 0.8 V max at VCC = 5.0 V - ensures interoperability with legacy 5 V microcontrollers, CPLDs, and peripheral ICs. |
| 3-State Outputs with Fast Enable/Disable | tPZH/tPLZ ≤ 2.5 ns - reduces bus turnaround time and prevents glitches during direction switching in half-duplex interfaces. |
| Pb-Free SOIC-24 Package | RoHS-compliant, MSL Level 1 - eliminates moisture sensitivity concerns and supports lead-free manufacturing without baking requirements. |
Applications
| Industrial PLC Backplane Interface | Legacy Microcontroller Bus Expansion |
|---|---|
|
Use Scenario: Isolating and extending parallel address/data buses between CPU module and I/O carrier boards in programmable logic controllers. IC Role / Device Role / Timing Role: Bidirectional bus transceiver with register staging - holds CPU-addressed data during I/O response latency, then forwards to peripheral bus. Use Value: Eliminates need for external latch + buffer combinations; reduces component count by 2× while maintaining deterministic 13 ns max propagation delay. |
Use Scenario: Adding external RAM or peripheral ASICs to 8051- or Z80-based embedded systems with limited address/data bus drive capability. IC Role / Device Role / Timing Role: Registered bus driver - captures and holds memory-mapped I/O writes until peripheral ready, then releases data synchronously. Use Value: Resolves timing mismatch between fast CPU and slow peripherals; supports 24 mA drive to overcome trace capacitance in extended backplanes. |
| Modular Communication Module Hub | Digital Test Equipment Data Routing |
|
Use Scenario: Managing shared data paths among multiple UART, SPI, or CAN controller modules in a fieldbus gateway unit. IC Role / Device Role / Timing Role: Directionally controlled bus multiplexer - routes diagnostic or configuration data between host processor and selected peripheral channel. Use Value: Enables software-selectable bus topology changes without hardware rework; 3-state isolation prevents signal contention during channel switching. |
Use Scenario: Switching test patterns between pattern generator, DUT interface, and measurement capture logic in automated test equipment. IC Role / Device Role / Timing Role: Registered signal router - stores stimulus vectors, then delivers them synchronously to DUT under precise clock control. Use Value: Guarantees setup/hold compliance for high-speed DUTs; tsu = 8.0 ns and th = 2.5 ns ensure reliable vector launch at 50+ MHz rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal registered transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ACT652N | PDIP-24 package; identical AC/DC specs and pinout; lacks Pb-free marking and MSL Level 1 rating. | Preferred for through-hole prototyping or legacy repair; not suitable for new RoHS-compliant SMT production. | Select when hand-soldering or socket-based validation is required; verify board footprint matches 600-mil DIP width. |
| 74LVTH16652DGGR | 16-bit, dual-supply (3.3 V core / 5 V I/O), LVTH logic family; higher speed (tpd < 4.5 ns), but requires level translation for pure 5 V systems. | Used in mixed-voltage systems where 3.3 V FPGA interfaces with 5 V peripherals; adds complexity if only 5 V rails exist. | Choose only when migrating to 3.3 V logic domains; avoid in all-5 V designs due to unnecessary voltage translation overhead. |
Compared with SN74ACT652N and 74LVTH16652DGGR, the MC74ACT652DWR2G provides drop-in SOIC-24 compatibility with industrial temperature support and Pb-free compliance - making it optimal for volume SMT production where reliability, regulatory alignment, and footprint reuse are critical.
Availability
MC74ACT652DWR2G is available at Aetrix Electronics and suitable for industrial PLC backplanes, legacy microcontroller bus expansion, and modular communication hubs requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for MC74ACT652DWR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and IoT applications.
The MC74ACT652DWR2G belongs to the 74ACT advanced CMOS logic family, engineered for high-speed, low-noise bidirectional bus interfacing in industrial control and instrumentation systems where TTL compatibility and robust 3-state control are essential.
FAQ
What is the maximum clock frequency supported by MC74ACT652DWR2G?
The MC74ACT652DWR2G does not specify a maximum clock frequency in its datasheet; instead, timing is defined by minimum pulse width (tw = 6.0 ns for CAB/CBA at VCC = 5.0 V) and setup/hold requirements (tsu = 8.0 ns, th = 2.5 ns). These values support reliable operation up to approximately 80 MHz in well-designed layouts with controlled trace impedance and proper decoupling - always validate timing margins using worst-case AC parameters from the official datasheet.
Can MC74ACT652DWR2G operate at 3.3 V supply?
No, MC74ACT652DWR2G is not rated for 3.3 V operation. Its recommended VCC range is strictly 4.5–5.5 V, and DC characteristics (e.g., VIH = 2.0 V min) are only guaranteed within that range. Attempting 3.3 V operation risks undefined logic states, reduced noise margin, and failure to meet output drive specifications - use 74LVT or 74ALVC series devices for true 3.3 V compatibility.
Does MC74ACT652DWR2G support simultaneous A→B and B→A data transfer?
No, MC74ACT652DWR2G does not support true simultaneous bidirectional transfer. Its function table shows that when GAB and GBA are both low, stored-A data appears on B-bus *and* stored-B data appears on A-bus - but this occurs in a single cycle only when SAB = SBA = H and clocks are aligned. Real-time transfer in both directions concurrently is not supported; the device operates in directional mode per control signal combination.
What is the thermal resistance (θJA) of MC74ACT652DWR2G in SOIC-24 package?
The MC74ACT652DWR2G has a junction-to-ambient thermal resistance (θJA) of 59.8°C/W, measured per JESD51-7 on a standard JEDEC 2-layer test board. This value assumes no added copper pour or thermal vias; actual board-level θJA will improve with enhanced PCB copper area and thermal relief design - critical for sustained 24 mA output loading across all 16 I/O pins.
Is MC74ACT652DWR2G pin-compatible with MC74AC652DWR2G?
Yes, MC74ACT652DWR2G is pin-compatible and functionally interchangeable with MC74AC652DWR2G in the same SOIC-24 package. Both share identical pinout, register architecture, and 3-state control logic. The key difference is input threshold: MC74ACT652DWR2G has TTL-compatible inputs (VIH = 2.0 V), while MC74AC652DWR2G uses CMOS thresholds (VIH = 3.15 V at 4.5 V), making ACT version preferable for mixed-logic-level systems.
MC74ACT652DWR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74ACT
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Transceiver, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 8
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
MC74ACT652DWR2G FAQ
1.How can I place an order for MC74ACT652DWR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74ACT652DWR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74ACT652DWR2G reliable?
The price and inventory of MC74ACT652DWR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74ACT652DWR2G is usually 5 days.
3.What payment methods are accepted for MC74ACT652DWR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74ACT652DWR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74ACT652DWR2G?
MC74ACT652DWR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74ACT652DWR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74ACT652DWR2G?
For technical support, including MC74ACT652DWR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74ACT652DWR2G requirements.
6.How does Aetrix verify that MC74ACT652DWR2G is sourced from the original manufacturer or authorized distributors?
All MC74ACT652DWR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74ACT652DWR2G meets industry standards.
7.What is the process for return or replacement of MC74ACT652DWR2G?
All MC74ACT652DWR2G units undergo pre-shipment inspection (PSI). If there is an issue with MC74ACT652DWR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74ACT652DWR2G part is unused and in its original packaging.
Return procedure for MC74ACT652DWR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74ACT652DWR2G Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

