onsemi MC74ACT652NG
- Part No.:
- MC74ACT652NG
- Manufacturer:
- onsemi
- Package:
- 24-DIP (0.300", 7.62mm)
- Datasheet:
-
MC74ACT652NG.pdf
- Description:
- IC TXRX NON-INVERT 5.5V 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,683
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74ACT652NG from onsemi is an octal registered bus transceiver with non-inverting 3-state outputs, designed for bidirectional data flow control between two 8-bit buses (A and B). It supports real-time and registered data transfer modes, features TTL-compatible inputs, delivers ±24 mA output drive, and operates at 4.5–5.5 V supply - used in industrial backplane interface and legacy system bus expansion.
For engineers reviewing the MC74ACT652NG datasheet, pinout, applications, or equivalent options, this page provides verified functional roles, timing-critical AC/DC specs, SOIC-24 package details, and validated alternative options for bus interface redesigns requiring register-controlled data multiplexing.
Technical Context
The MC74ACT652NG integrates dual independent D-type flip-flop registers per bus (A0–A7 and B0–B7), enabling simultaneous storage of A- and B-bus data on LOW-to-HIGH clock transitions at CAB or CBA. Its logic supports four distinct data-handling functions: real-time A→B/B→A transfer, register-to-bus output, and bus-to-register capture.
Control is managed via three dedicated signal groups per direction: transmit/receive select (SAB/SBA), output enable (GAB/GBA), and clock (CAB/CBA). All outputs are 3-state capable, with TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 5.5 V) and guaranteed propagation delays ≤16.5 ns (tPHL/tPLH) under 50 pF load at 5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5–5.5 V - ensures compatibility with standard 5 V TTL/CMOS systems without level-shifting. |
| Output Drive | ±24 mA - sufficient to directly drive multiple TTL loads or terminate stubs in parallel bus architectures. |
| Propagation Delay | ≤16.5 ns (max, TA = −40°C to +85°C) - enables reliable operation in 25 MHz+ synchronous bus environments. |
| Input Compatibility | TTL-level - accepts standard 5 V TTL logic thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V), simplifying integration with legacy controllers. |
| 3-State Enable Time | 1.5–13.0 ns (tPZH/tPZL) - supports fast bus arbitration and dynamic direction switching in shared-data-path designs. |
| Quiescent Current | ≤80 μA - minimizes standby power in always-on industrial control modules. |
| Package | SOIC-24 (Case 751E) - surface-mount footprint compatible with automated PCB assembly and IPC-7351B land patterns. |
Pinout & Package
MC74ACT652NG uses a 24-pin SOIC wide-body (SOIC-24, Case 751E) package with 15.25 mm × 7.5 mm body dimensions, 1.27 mm pitch, and Pb-free (G-suffix) construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A7 | A-bus data inputs/outputs | Bidirectional I/O pins connected to A-side bus; register-stored or real-time data appears here based on SAB/GAB control. |
| B0–B7 | B-bus data inputs/outputs | Bidirectional I/O pins connected to B-side bus; function mirrors A0–A7 with independent register control. |
| CAB, CBA | Register clock inputs | LOW-to-HIGH edge triggers storage of A- or B-bus data into respective internal D-flip-flops. |
| SAB, SBA | Transmit/receive select | Selects real-time (L) or registered (H) data path for A↔B transfer; determines source of output data. |
| GAB, GBA | Output enable (active-low) | Controls 3-state output drivers: L enables A→B or B→A output; H disables outputs to high-impedance state. |
| VCC, GND | Power supply terminals | Single 5 V supply rail; decoupling required within 10 mm of VCC pin to maintain AC timing integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent registers | Enables concurrent capture and hold of A- and B-bus data without cross-talk, supporting ping-pong buffering in DMA controllers. |
| Multiplexed real-time/stored transfer | Allows dynamic selection between live bus data and latched register contents per direction - critical for glitch-free bus arbitration. |
| TTL-compatible inputs | Eliminates need for external level shifters when interfacing with legacy 5 V microcontrollers or FPGAs with TTL output standards. |
| 3-state outputs with fast enable/disable | Output enable/disable times ≤13.5 ns prevent bus contention during direction changes in multi-master systems. |
| Pb-free SOIC-24 package | Meets RoHS Directive 2011/65/EU and J-STD-020 moisture sensitivity Level 1 - suitable for lead-free reflow profiles. |
Applications
| Industrial Backplane Interface | Legacy System Bus Expansion |
|---|---|
|
Use Scenario: Interfacing a modern microcontroller unit to an aging ISA or VME bus segment in factory automation PLCs. IC Role / Device Role / Timing Role: Acts as a registered bus transceiver that isolates timing domains while synchronizing data transfers between mismatched clock domains. Use Value: Enables deterministic data capture from asynchronous legacy peripherals using CAB/CBA clocks, reducing metastability risk in control loops. |
Use Scenario: Adding memory-mapped I/O capability to a vintage 8086-based single-board computer via a daughterboard. IC Role / Device Role / Timing Role: Provides bidirectional, register-controlled data path between CPU address/data bus and peripheral expansion slot. Use Value: Allows CPU to read/write peripheral registers without bus contention, using SAB/SBA to switch between direct and buffered access modes. |
| Test Equipment Data Capture | Embedded Diagnostic Subsystem |
|
Use Scenario: Capturing parallel sensor data streams (e.g., 8-channel ADC outputs) in automated test equipment before serial transmission. IC Role / Device Role / Timing Role: Registers parallel inputs on clock edge, then presents stable data to microcontroller via controlled 3-state outputs. Use Value: Eliminates sampling skew across channels by latching all 8 bits simultaneously, improving measurement coherence. |
Use Scenario: Implementing a self-test diagnostic bus in medical imaging subsystems where firmware must verify peripheral connectivity. IC Role / Device Role / Timing Role: Functions as a controllable bus repeater that verifies signal integrity by looping back register-stored test patterns. Use Value: Supports built-in test (BIT) routines via programmable SAB/SBA/GAB/GBA sequences - no additional logic required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal registered transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ACT652N | Same logic function, identical pinout, but offered in PDIP-24 (not SOIC); higher thermal resistance (JA = 70°C/W vs. 59.8°C/W). | Preferred for through-hole prototyping or legacy board rework where SOIC footprint is unavailable. | Select SN74ACT652N only when manual soldering or socket-based validation is required; not suitable for high-density SMT production. |
| MC74ACT646NG | Inverting output polarity; otherwise identical register architecture, timing, and drive strength; shares same SOIC-24 package. | Required where system-level logic demands inverted bus signaling (e.g., matching existing inverting bus buffers). | Choose MC74ACT646NG only if inversion is explicitly needed - substituting it for MC74ACT652NG introduces functional misalignment without level translation. |
Compared with SN74ACT652N and MC74ACT646NG, the MC74ACT652NG uniquely combines non-inverting 3-state operation, SOIC-24 packaging, and 59.8°C/W thermal resistance - making it optimal for space-constrained, thermally managed industrial PCBs requiring direct TTL compatibility and register-controlled bus arbitration.
Availability
MC74ACT652NG is available at Aetrix Electronics and suitable for industrial backplane interface, legacy system bus expansion, and embedded diagnostic subsystems requiring stable component supply across extended temperature ranges (−40°C to +85°C) and long-lifecycle programs.
Supply support for MC74ACT652NG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and IoT applications.
The MC74ACT652NG belongs to the 74ACT advanced CMOS logic family, engineered for high-speed, low-power bus interface applications in industrial control and legacy system upgrades where TTL compatibility and register-controlled data flow are essential.
FAQ
What is the maximum operating frequency supported by the MC74ACT652NG?
The MC74ACT652NG does not specify a maximum clock frequency in its datasheet, but its worst-case propagation delay is 16.5 ns (tPLH/tPHL at TA = −40°C to +85°C, CL = 50 pF, VCC = 5.5 V). This supports reliable operation up to approximately 30 MHz in synchronous bus applications where setup/hold timing margins are maintained. The MC74ACT652NG's actual usable frequency depends on system-level loading, PCB trace length, and clock edge monotonicity.
Does the MC74ACT652NG support mixed-voltage operation (e.g., 3.3 V inputs with 5 V supply)?
No, the MC74ACT652NG is not designed for mixed-voltage operation. Its input voltage range is specified as 0 V to VCC, and VIH/VIL thresholds are defined relative to VCC (e.g., VIH ≥ 2.0 V at VCC = 5.5 V). Applying 3.3 V logic signals to a 5 V-powered MC74ACT652NG may result in marginal or non-functional HIGH-level recognition. For 3.3 V ↔ 5 V interfacing, external level translators or a 3.3 V–compatible transceiver like the 74LVC652 should be used instead of relying on the MC74ACT652NG.
Can the MC74ACT652NG be used without connecting both VCC and GND pins?
No - the MC74ACT652NG requires both VCC (Pin 24) and GND (Pin 12) to be properly connected to their respective supply rails for correct operation. Leaving either unconnected will prevent internal logic from powering up, disable register functionality, and cause undefined output states. Decoupling capacitors (0.1 μF ceramic) must be placed within 10 mm of Pin 24 and Pin 12 to suppress switching noise and ensure stable timing performance across temperature and load conditions.
How does the MC74ACT652NG handle bus contention during direction switching?
The MC74ACT652NG prevents bus contention through independent 3-state control via GAB and GBA pins. When changing direction (e.g., from A→B to B→A), designers must assert both GAB and GBA to high (disabled) briefly before enabling the new direction - ensuring outputs enter high-impedance state simultaneously. The MC74ACT652NG's tPZH/tPLZ (1.5–13.0 ns) and tPHZ/tPLZ (2.5–14.0 ns) guarantee fast, predictable disable timing, minimizing overlap windows where both sides could drive the bus.
Is the MC74ACT652NG pin-compatible with the older MC74AC652NG variant?
Yes - the MC74ACT652NG and MC74AC652NG share identical pinout, package (SOIC-24), and functional block diagram. However, they differ electrically: the MC74ACT652NG has TTL-compatible inputs (VIH = 2.0 V min), while the MC74AC652NG requires CMOS-level inputs (VIH = 3.15 V min at VCC = 4.5 V). Substituting MC74ACT652NG for MC74AC652NG is safe in TTL-driven systems; substituting the reverse risks input threshold violations and unreliable operation.
MC74ACT652NG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74ACT
- Package/Case:
- 24-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Transceiver, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 8
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 24-PDIP
MC74ACT652NG FAQ
1.How can I place an order for MC74ACT652NG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74ACT652NG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74ACT652NG reliable?
The price and inventory of MC74ACT652NG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74ACT652NG is usually 5 days.
3.What payment methods are accepted for MC74ACT652NG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74ACT652NG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74ACT652NG?
MC74ACT652NG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74ACT652NG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74ACT652NG?
For technical support, including MC74ACT652NG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74ACT652NG requirements.
6.How does Aetrix verify that MC74ACT652NG is sourced from the original manufacturer or authorized distributors?
All MC74ACT652NG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74ACT652NG meets industry standards.
7.What is the process for return or replacement of MC74ACT652NG?
All MC74ACT652NG units undergo pre-shipment inspection (PSI). If there is an issue with MC74ACT652NG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74ACT652NG part is unused and in its original packaging.
Return procedure for MC74ACT652NG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74ACT652NG Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

