onsemi MC74F367N
- Part No.:
- MC74F367N
- Manufacturer:
- onsemi
- Package:
- -
- Datasheet:
-
MC74F367N.pdf
- Description:
- BUFFER/LINE DRIVER 6-CH NON-INVE
- Quantity:
- Payment:

- Shipping:

Inventory:1,508
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74F367N from ON Semiconductor (formerly Motorola) is a hex 3-state noninverting buffer/driver IC with 4-bit + 2-bit configuration, operating at 5 V supply, supporting ±15 mA output drive, 7 ns max propagation delay, and high-impedance (Z) outputs under OE control - used in bus interface and data routing applications.
For engineers reviewing the MC74F367N datasheet, pinout, applications, or equivalent options, key selection criteria include guaranteed 3-state timing (tPZH/tPHZ), TTL-compatible input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V), output drive strength (IOL = 64 mA), and plastic DIP-16 packaging for through-hole industrial logic systems.
Technical Context
The MC74F367N implements six independent noninverting buffer channels with shared active-low output enable (OE), enabling simultaneous 3-state control of all outputs. It uses FAST Schottky TTL technology to achieve sub-7 ns propagation delays while maintaining standard TTL DC voltage levels and noise margins.
Its dual-section architecture (4-bit + 2-bit) allows flexible partitioning of data paths - four channels commonly serve main data buses while two support control or status lines. The device operates only at VCC = 5.0 V ±10% and requires no external biasing or pull-ups for standard TTL interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Supply | 5.0 V ±10% - ensures compatibility with legacy 5 V TTL systems and avoids level-shifting circuitry |
| tPLH / tPHL | Max 7.0 ns at TA = 0–70°C - enables reliable operation in 100+ MHz clock-domain boundary interfaces |
| IOL / IOH | 64 mA / –15 mA - drives up to 20 standard TTL loads without fanout limitation |
| VIH / VIL | ≥2.0 V / ≤0.8 V - guarantees robust noise immunity (≥0.4 V low-level and ≥0.4 V high-level noise margin) |
| Output State | 3-state (Z) when OE = H - allows bidirectional bus sharing without contention or external isolation |
| Operating Temp | 0°C to +70°C - qualified for commercial-grade embedded control and instrumentation environments |
Pinout & Package
MC74F367N is housed in a 16-pin plastic dual in-line package (PDIP), case number 648-08, with 0.3-inch body width and standard through-hole mounting.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6 | Inputs A1–A6 | Noninverting data inputs for six independent buffer channels |
| 11, 12, 13, 14, 15, 16 | Outputs Y1–Y6 | Corresponding noninverting buffered outputs, 3-state capable |
| 7 | GND | Ground reference for all internal logic and output drivers |
| 8 | OE | Active-high output enable - drives all Yn outputs to high-impedance when low |
| 10 | VCC | +5 V power supply for FAST Schottky TTL core and output stages |
Key Features
| Feature | Design Value |
|---|---|
| FAST Schottky TTL process | Enables 7 ns max propagation delay while retaining TTL voltage compatibility and DC noise margins |
| Shared active-high OE | Single control line disables all six outputs simultaneously into high-impedance state for bus arbitration |
| 64 mA sink capability | Drives full TTL fanout (20 loads) without external buffers in legacy backplane or motherboard designs |
| Guaranteed 3-state off-leakage | IOZL ≤ –50 µA and IOZH ≤ 50 µA ensure minimal bus leakage during disabled state |
Applications
| Industrial Control Backplane | Legacy Test Equipment I/O |
|---|---|
Use Scenario: Isolating microcontroller GPIOs from noisy 5 V parallel bus segments in programmable logic controllers. IC Role / Device Role / Timing Role: Noninverting 3-state buffer providing direction-controlled data coupling between CPU and peripheral modules. Use Value: Enables hot-swap-safe bus access via OE gating, with 64 mA drive ensuring signal integrity across 30 cm ribbon cables. | Use Scenario: Level-shifting and fanout expansion for pattern generator address/data lines in automated test fixtures. IC Role / Device Role / Timing Role: TTL-compatible buffer stage isolating FPGA I/O banks from multiple downstream comparators and latches. Use Value: Sub-7 ns delay preserves setup/hold timing margins at 20 MHz test clock rates without added skew. |
| Computer Terminal Interface | Avionics Maintenance Panel |
Use Scenario: Driving 25-pin RS-232 handshaking lines (RTS, CTS, DTR) from an 8-bit microcontroller UART port. IC Role / Device Role / Timing Role: Noninverting driver translating MCU logic levels to robust TTL-compatible control signals. Use Value: Guaranteed VIH ≥ 2.0 V and VIL ≤ 0.8 V prevent false triggering from EMI on long cable runs. | Use Scenario: Interfacing cockpit display controller outputs to discrete LED driver circuits in Line Replaceable Units (LRUs). IC Role / Device Role / Timing Role: 3-state buffer enabling shared status bus among maintenance diagnostic modules. Use Value: High-impedance outputs allow multiple MC74F367N devices to coexist on same bus without hardware arbitration logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex noninverting 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74F367N | Identical pinout, timing, and DC specs; manufactured by Texas Instruments under same FAST TTL family spec | No functional deviation - drop-in replacement in TI-sourced designs | Select when sourcing from TI-authorized channels or requiring TI-specific traceability |
| 74ACT367PC | CMOS-based (3.3 V/5 V tolerant), lower ICC (10 µA vs 48 mA), higher VOH (4.4 V), but slower tPLH (9 ns) | Requires level translation if interfacing strictly with legacy 5 V TTL-only systems | Choose for mixed-voltage systems where static power and rail flexibility outweigh speed priority |
Compared with SN74F367N, MC74F367N offers identical electrical behavior and mechanical fit; versus 74ACT367PC, it delivers faster edge rates and native TTL compatibility at the cost of higher quiescent current and fixed 5 V operation.
Availability
MC74F367N is available at Aetrix Electronics and suitable for industrial control backplanes, legacy test equipment I/O, and avionics maintenance panels requiring stable component supply and long-term obsolescence management.
Supply support for MC74F367N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor supplier delivering energy-efficient, high-performance silicon solutions for automotive, industrial, cloud, medical, and IoT applications.
The MC74F367N belongs to the FAST TTL logic family originally developed by Motorola and continued by ON Semiconductor, designed specifically for high-speed, noise-immune digital interfacing in 5 V legacy systems.
FAQ
What is the function of pin 8 (OE) on the MC74F367N?
Pin 8 is the active-high Output Enable (OE) terminal. When OE = H (≥2.0 V), all six outputs (Y1–Y6) follow their respective inputs (A1–A6) noninverting. When OE = L (≤0.8 V), all outputs enter high-impedance (Z) state, electrically disconnecting them from the bus. This enables safe multi-driver bus sharing in MC74F367N-based systems.
Does the MC74F367N support mixed-voltage operation?
No, the MC74F367N is specified only for VCC = 5.0 V ±10% operation and does not support 3.3 V or other supply voltages. Its input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V) and output drive characteristics are optimized for 5 V TTL compatibility. Using MC74F367N outside this range violates guaranteed specifications and may cause timing or logic errors.
What is the maximum capacitive load the MC74F367N can drive reliably?
The MC74F367N AC characteristics (tPLH/tPHL) are characterized at CL = 50 pF. While it can drive heavier loads, propagation delay increases linearly with capacitance - e.g., at CL = 100 pF, measured tPLH exceeds 10 ns. For reliable timing at rated speed, keep total bus capacitance ≤50 pF per MC74F367N output, including trace, connector, and receiver input capacitance.
Is the MC74F367N RoHS compliant?
Yes, the MC74F367N plastic DIP (N suffix) variant meets RoHS Directive 2011/65/EU requirements. Lead content is restricted to <1000 ppm, and all six hazardous substances (Pb, Cd, Hg, Cr⁶⁺, PBB, PBDE) are within compliance limits. Aetrix Electronics provides full material declarations and RoHS certificates upon request for MC74F367N orders.
How does the MC74F367N differ from the MC74F368N?
The MC74F367N is a noninverting hex buffer, whereas the MC74F368N is its inverting counterpart. Both share identical pinout, timing, drive strength, and 3-state control, but MC74F367N outputs replicate input logic states, while MC74F368N outputs invert them. Functionally, they are not interchangeable without logic redesign - selecting MC74F367N ensures direct signal pass-through in bus driver roles.
MC74F367N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- -
- Number of Elements:
- -
- Number of Bits per Element:
- -
- Input Type:
- -
- Output Type:
- -
- Current - Output High, Low:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
MC74F367N FAQ
1.How can I place an order for MC74F367N through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74F367N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74F367N reliable?
The price and inventory of MC74F367N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74F367N is usually 5 days.
3.What payment methods are accepted for MC74F367N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74F367N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74F367N?
MC74F367N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74F367N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74F367N?
For technical support, including MC74F367N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74F367N requirements.
6.How does Aetrix verify that MC74F367N is sourced from the original manufacturer or authorized distributors?
All MC74F367N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74F367N meets industry standards.
7.What is the process for return or replacement of MC74F367N?
All MC74F367N units undergo pre-shipment inspection (PSI). If there is an issue with MC74F367N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74F367N part is unused and in its original packaging.
Return procedure for MC74F367N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74F367N Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

