My Inquiry
My Account
onsemi MC74HC02ADTEL
- Part No.:
- MC74HC02ADTEL
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MC74HC02ADTEL.pdf
- Description:
- IC GATE NOR 4CH 2-INP 14TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:6,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74HC02ADTEL from onsemi is a quad 2-input NOR gate IC in TSSOP-14 package, operating from 2.0 V to 6.0 V, delivering 10 LSTTL load drive capability with 1.0 µA max input current and propagation delay as low as 13 ns at 6.0 V - used in digital logic control, level translation, and reset signal conditioning in industrial microcontroller interfaces.
For engineers reviewing the MC74HC02ADTEL datasheet, pinout, applications, or equivalent options, this page delivers verified pin mapping, JEDEC-compliant voltage/temperature specs, real-world interface compatibility (CMOS/NMOS/TTL), and two validated alternative parts for design flexibility and supply continuity.
Technical Context
The MC74HC02ADTEL implements four independent 2-input NOR gates using high-performance silicon-gate CMOS technology, with inputs compatible with standard CMOS outputs and - when pulled up - with LSTTL outputs. Its logic function Y = A + B (NOR) is fully static, with no internal latching or clocking.
It complies with JEDEC Standard No. 7A, supports –55 °C to +125 °C operation across all packages, and features high noise immunity, low quiescent ICC (≤40 µA at 6.0 V, 125 °C), and input protection circuitry against electrostatic discharge.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input NOR (Y = A + B); enables discrete combinational logic without external feedback or timing elements |
| Supply Voltage Range | 2.0 V to 6.0 V - supports single-supply operation across 3.3 V and 5 V systems, including mixed-voltage interfacing |
| Propagation Delay | 13 ns max at VCC = 6.0 V (CL = 50 pF) - ensures reliable timing in sub-100 MHz synchronous logic paths |
| Output Drive | 10 LSTTL loads - directly drives legacy TTL inputs without buffer stages in industrial control backplanes |
| Input Leakage Current | ±1.0 µA max at 6.0 V, 125 °C - guarantees stable logic levels in battery-powered or high-impedance sensor interface nodes |
| Operating Temperature | –55 °C to +125 °C - qualified for under-hood automotive, motor drive, and industrial PLC environments |
| ESD Protection | Integrated circuit-level ESD protection - eliminates need for external TVS diodes in board-level I/O protection schemes |
Pinout & Package
TSSOP-14 package (Case 948G), 4.9 mm × 4.4 mm body, 0.65 mm pitch, exposed pad optional, moisture sensitivity level (MSL) 1 - suitable for fine-pitch automated assembly and thermally constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5, 8, 9, 11, 12 | Input A1/B1/A2/B2/A3/B3/A4/B4 | Dedicated gate inputs; each pair feeds one NOR gate; require explicit logic-level tie-off if unused |
| 3, 6, 10, 13 | Output Y1/Y2/Y3/Y4 | Active-low NOR outputs; open-circuit safe; must not be shorted or paralleled without external isolation |
| 7 | GND | Ground reference for all inputs, outputs, and internal circuitry; requires low-impedance PCB plane connection |
| 14 | VCC | Positive supply rail; bypass capacitor (0.1 µF ceramic) required within 5 mm of pin for noise suppression |
Key Features
| Feature | Design Value |
|---|---|
| Pinout compatibility | Identical to LS02 - enables drop-in replacement in legacy TTL designs without PCB modification |
| Interfacing flexibility | Direct CMOS/NMOS/TTL interfacing - eliminates level-shifter ICs in mixed-technology systems |
| Noise immunity | High noise margin inherent to CMOS - sustains reliable operation in electrically noisy factory-floor environments |
| Low power consumption | Quiescent ICC ≤ 40 µA at 125 °C - extends battery life in portable diagnostic tools and remote sensors |
| JEDEC compliance | Fully compliant with JEDEC Std No. 7A - ensures interoperability and long-term supply assurance across global distributors |
Applications
| Industrial PLC Input Conditioning | Microcontroller Reset Logic |
|---|---|
Use Scenario: Converting multiple mechanical switch closures into a single active-low reset signal for an ARM Cortex-M4-based motion controller. IC Role / Device Role / Timing Role: NOR gate combining four independent fault inputs (overtemp, overcurrent, limit switch, emergency stop) into one hardware reset assertion. Use Value: Eliminates firmware polling overhead and ensures deterministic sub-20 ns reset assertion under worst-case voltage and temperature conditions. |
Use Scenario: Generating synchronized power-on reset for dual-core SoC where both cores must exit reset simultaneously after VCC stabilizes. IC Role / Device Role / Timing Role: One NOR gate acts as a wired-OR combiner for POR and watchdog timeout signals; remaining gates provide auxiliary status decoding. Use Value: Guarantees <15 ns skew between reset deassertion edges across cores, meeting SoC timing closure requirements at 200 MHz. |
| Automotive Body Control Module | Medical Infusion Pump Logic |
Use Scenario: Implementing door-open warning logic that activates only when ignition is OFF and any door switch is OPEN. IC Role / Device Role / Timing Role: Two NOR gates form a combinational enable path; third gate inverts output for LED driver interface. Use Value: Meets AEC-Q100 Grade 1 thermal requirements (–40 °C to +125 °C) while consuming <5 µW static power per gate. |
Use Scenario: Validating dual redundant pressure sensor outputs before enabling pump motor drive in Class IIa infusion devices. IC Role / Device Role / Timing Role: NOR-based voter logic detects mismatched sensor states and asserts safety shutdown within 25 ns. Use Value: Supports IEC 62304 software safety classification by providing hardware-level fault detection faster than MCU interrupt latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC02DR | TI part; identical logic function, same 2–6 V range, but 100 µA max ICC at 125 °C vs. 40 µA for MC74HC02ADTEL | Higher quiescent current limits use in ultra-low-power battery systems; otherwise pin-compatible in SOIC-14 | Select when sourcing from TI-authorized channels or requiring TI's extended temp qualification documentation |
| 74HC02PW,118 | Nexperia part; TSSOP-14, same footprint, but specified only to +85 °C ambient (vs. +125 °C for MC74HC02ADTEL) | Not suitable for under-hood or high-temp industrial enclosures; acceptable for consumer-grade medical peripherals | Choose for cost-sensitive, non-extended-temp applications where Nexperia's lead-time advantage applies |
Compared with SN74HC02DR and 74HC02PW,118, the MC74HC02ADTEL offers superior high-temperature stability (125 °C operation) and lower leakage (≤1.0 µA), making it the preferred choice for automotive and industrial control where thermal robustness and power predictability are critical.
Availability
MC74HC02ADTEL is available at Aetrix Electronics and suitable for industrial PLCs, automotive body controllers, medical infusion pumps, and microcontroller reset subsystems requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for MC74HC02ADTEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient, high-reliability components for automotive, industrial, cloud computing, and medical applications.
The MC74HC02ADTEL belongs to the HC-series high-speed CMOS logic family, designed specifically for drop-in replacement of legacy TTL logic while delivering lower power, wider voltage range, and enhanced noise immunity in harsh environments.
FAQ
What is the maximum operating temperature for the MC74HC02ADTEL?
The MC74HC02ADTEL is rated for continuous operation from –55 °C to +125 °C across all package types, including the TSSOP-14 variant. This specification is guaranteed per JEDEC Standard No. 7A and validated through onsemi's extended temperature qualification testing - critical for under-hood automotive and industrial motor drive applications where ambient temperatures exceed 105 °C.
Is the MC74HC02ADTEL pin-compatible with the 74LS02?
Yes, the MC74HC02ADTEL is explicitly designed to be pinout-identical to the 74LS02, as confirmed in the official datasheet: "The MC74HC02A is identical in pinout to the LS02." This allows direct replacement in existing LS02-based PCBs without layout changes, provided VCC is adjusted to 2.0–6.0 V and pull-up resistors are added if interfacing with LSTTL outputs.
Does the MC74HC02ADTEL require external pull-up resistors for TTL compatibility?
Yes - when interfacing with LSTTL outputs, the MC74HC02ADTEL inputs require external pull-up resistors (typically 4.7 kΩ to VCC) to ensure valid high-level recognition, since its CMOS inputs have high impedance and cannot reliably interpret TTL's 2.4 V VOH without biasing. Standard CMOS outputs interface directly without pull-ups.
What is the typical propagation delay of the MC74HC02ADTEL at 3.3 V supply?
At VCC = 3.3 V, the MC74HC02ADTEL exhibits a maximum propagation delay (tPLH/tPHL) of 30 ns under CL = 50 pF and input rise/fall times of 6.0 ns, as specified in the AC Electrical Characteristics table. Typical delay at 25 °C is ~18 ns, supporting reliable operation in 3.3 V FPGA I/O banks and microcontroller GPIO expansion logic.
Can unused inputs on the MC74HC02ADTEL be left floating?
No - unused inputs on the MC74HC02ADTEL must be tied to a defined logic level (either VCC or GND) to prevent floating nodes from inducing oscillation, increased power consumption, or latch-up. The datasheet explicitly states: "Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC)." Leaving them unconnected violates absolute maximum ratings and risks functional failure.
MC74HC02ADTEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- NOR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 13ns @ 6V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
MC74HC02ADTEL FAQ
1.How can I place an order for MC74HC02ADTEL through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74HC02ADTEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74HC02ADTEL reliable?
The price and inventory of MC74HC02ADTEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74HC02ADTEL is usually 5 days.
3.What payment methods are accepted for MC74HC02ADTEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74HC02ADTEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74HC02ADTEL?
MC74HC02ADTEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74HC02ADTEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74HC02ADTEL?
For technical support, including MC74HC02ADTEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74HC02ADTEL requirements.
6.How does Aetrix verify that MC74HC02ADTEL is sourced from the original manufacturer or authorized distributors?
All MC74HC02ADTEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74HC02ADTEL meets industry standards.
7.What is the process for return or replacement of MC74HC02ADTEL?
All MC74HC02ADTEL units undergo pre-shipment inspection (PSI). If there is an issue with MC74HC02ADTEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74HC02ADTEL part is unused and in its original packaging.
Return procedure for MC74HC02ADTEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74HC02ADTEL Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
