Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74HC04AFELG

Name: MC74HC04AFELG
Brand: onsemi
SKU: MC74HC04AFELG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74HC04AFELG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.209", 5.30mm Width)

Datasheet:: MC74HC04AFELG.pdf

Description:: IC INVERTER 6CH 1-INP SOEIAJ-14

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,579

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74HC04AFELG from onsemi is a high-performance silicon-gate CMOS hex inverter IC containing six independent three-stage inverters in a 14-pin SOIC package. It operates from 2.0 V to 6.0 V, delivers 10 LSTTL load drive capability, and exhibits 13 ns propagation delay at VCC = 6.0 V, enabling use in digital logic buffering, signal inversion, and clock waveform shaping in industrial control and instrumentation systems.

For engineers reviewing the MC74HC04AFELG datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range (2.0–6.0 V), propagation delay (13 ns @ 6.0 V), input compatibility with CMOS and LSTTL (with pullups), output drive strength, and SOIC-14 packaging for through-hole or surface-mount PCB integration.

Technical Context

The MC74HC04AFELG implements six identical CMOS inverter stages, each using a three-transistor push-pull output structure optimized for rail-to-rail switching and low static current. Its input threshold is defined by VCC-dependent VIH/VIL levels (e.g., VIH = 4.20 V min @ VCC = 6.0 V), ensuring robust noise immunity across temperature (−55 °C to +125 °C).

It supports direct interfacing to CMOS, NMOS, and TTL logic families, with input compatibility extended to LSTTL via external pullup resistors. The device complies with JEDEC Standard No. 7A and features ±20 mA DC output current per pin, 10 pF maximum input capacitance, and 20 pF typical power dissipation capacitance per inverter.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Hex inverter (6 independent A → Y inverters)
Supply Voltage Range	2.0 V to 6.0 V - enables operation across battery-powered and 5 V logic systems
Propagation Delay	13 ns max @ VCC = 6.0 V - ensures timing-critical signal inversion with minimal latency
Output Drive	10 LSTTL loads - supports fan-out to legacy TTL circuits without buffer amplification
Input Leakage Current	±1.0 µA max @ 125 °C - guarantees stable DC biasing in high-temperature environments
Operating Temperature	−55 °C to +125 °C - qualified for extended industrial and under-hood automotive applications
ESD Rating	>2000 V HBM - provides robust handling during assembly and board-level testing

Pinout & Package

MC74HC04AFELG is housed in a 14-pin SOIC-14 (Case 751A) package with standard 1.27 mm pitch, 8.75 mm × 3.90 mm body dimensions, and Pb-free (RoHS-compliant) finish.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 9, 11, 13	Inverter Input (A1–A6)	CMOS-compatible inputs accepting 0–VCC logic levels; require tie-high/tie-low if unused
2, 4, 6, 8, 10, 12	Inverter Output (Y1–Y6)	Push-pull CMOS outputs capable of sourcing/sinking ±25 mA; directly drive LSTTL loads
7	GND	Ground reference for all logic and power domains; must be low-impedance connection
14	VCC	Primary power supply input (2.0–6.0 V); requires local 0.1 µF decoupling capacitor

Key Features

Feature	Design Value
Three-stage inverter architecture	Reduces propagation delay variation vs. two-stage designs while maintaining noise margin
JEDEC Std. 7A compliance	Ensures interoperability with industry-standard CMOS logic families and test protocols
Low quiescent ICC	40 µA max @ 125 °C - minimizes standby power in always-on embedded systems
Pb-free, RoHS-compliant	Meets global environmental regulations and reflow soldering requirements (260 °C lead temp)
High noise immunity	Typical noise margin >40% of VCC - suppresses false triggering in electrically noisy environments

Applications

Industrial Control Logic	Digital Signal Conditioning
Use Scenario: Inverting sensor interface signals before ADC sampling in programmable logic controllers. IC Role / Device Role / Timing Role: Signal polarity correction and level translation between 3.3 V microcontroller I/O and 5 V analog front-end circuitry. Use Value: Eliminates need for discrete transistor inverters; maintains signal integrity with 13 ns delay and 10 pF input capacitance.	Use Scenario: Cleaning up slow-rising clock edges from crystal oscillators before distribution to FPGA clock buffers. IC Role / Device Role / Timing Role: Waveform sharpening and edge acceleration via CMOS gain staging. Use Value: Reduces jitter accumulation with sub-15 ns propagation delay and <19 ns transition time at 6.0 V.
Automotive Body Electronics	Test & Measurement Equipment
Use Scenario: Driving LED status indicators and relay drivers in vehicle door modules operating over −40 °C to +105 °C. IC Role / Device Role / Timing Role: Level-shifting and current boosting for microcontroller GPIO outputs. Use Value: Guaranteed operation to +125 °C junction temperature and AEC-Q100 qualification support (via −Q variants).	Use Scenario: Generating complementary timing signals for dual-channel pulse generators in benchtop instruments. IC Role / Device Role / Timing Role: Precise, matched-delay inverter pair for differential clock generation. Use Value: Matched tPLH/tPHL across all six channels ensures <1 ns skew between parallel outputs.

Industrial Control Logic

Digital Signal Conditioning

Use Scenario: Inverting sensor interface signals before ADC sampling in programmable logic controllers.

IC Role / Device Role / Timing Role: Signal polarity correction and level translation between 3.3 V microcontroller I/O and 5 V analog front-end circuitry.

Use Value: Eliminates need for discrete transistor inverters; maintains signal integrity with 13 ns delay and 10 pF input capacitance.

Use Scenario: Cleaning up slow-rising clock edges from crystal oscillators before distribution to FPGA clock buffers.

IC Role / Device Role / Timing Role: Waveform sharpening and edge acceleration via CMOS gain staging.

Use Value: Reduces jitter accumulation with sub-15 ns propagation delay and <19 ns transition time at 6.0 V.

Automotive Body Electronics

Test & Measurement Equipment

Use Scenario: Driving LED status indicators and relay drivers in vehicle door modules operating over −40 °C to +105 °C.

IC Role / Device Role / Timing Role: Level-shifting and current boosting for microcontroller GPIO outputs.

Use Value: Guaranteed operation to +125 °C junction temperature and AEC-Q100 qualification support (via −Q variants).

Use Scenario: Generating complementary timing signals for dual-channel pulse generators in benchtop instruments.

IC Role / Device Role / Timing Role: Precise, matched-delay inverter pair for differential clock generation.

Use Value: Matched tPLH/tPHL across all six channels ensures <1 ns skew between parallel outputs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex inverter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HC04DR	TI part with identical logic function, pinout, and 2–6 V supply range; tPLH = 15 ns @ 6 V (slightly slower)	Same SOIC-14 footprint but lacks AEC-Q100 qualification; not rated for −55 °C operation	Select when cost sensitivity outweighs extended temperature or automotive qualification needs
74HC04D,653	Nexperia part; same pinout and VCC range; VOH = 5.9 V min @ 6 V (identical), but ICC = 100 µA max @ 125 °C (higher leakage)	Compatible in general-purpose digital logic; higher quiescent current limits use in ultra-low-power battery systems	Select for high-volume consumer applications where extended temperature performance is not required

Compared with SN74HC04DR and 74HC04D,653, the MC74HC04AFELG offers tighter propagation delay (13 ns), lower high-temp ICC (40 µA), and full −55 °C to +125 °C operation - making it preferred for precision timing, industrial automation, and automotive-adjacent designs requiring long-term reliability.

Availability

MC74HC04AFELG is available at Aetrix Electronics and suitable for industrial control systems, test equipment design, and automotive body electronics requiring stable component supply, long-lifecycle availability, and traceable sourcing.

Supply support for MC74HC04AFELG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensing solutions for automotive, industrial, and cloud infrastructure markets.

The MC74HC04AFELG belongs to onsemi's high-speed HC logic family, designed specifically for reliable, low-power digital signal inversion in harsh-environment applications demanding wide temperature range and robust ESD tolerance.

FAQ

What is the maximum operating temperature for MC74HC04AFELG?

The MC74HC04AFELG is rated for continuous operation from −55 °C to +125 °C ambient temperature. Its junction temperature limit is +150 °C, and thermal resistance (θJA) is 116 °C/W in SOIC-14 packaging - allowing safe use in sealed enclosures or under-hood automotive locations when properly heatsinked.

Does MC74HC04AFELG support 3.3 V logic systems?

Yes, MC74HC04AFELG fully supports 3.3 V operation: VIH is guaranteed ≥2.10 V and VIL ≤0.90 V at VCC = 3.0 V, providing >1.2 V noise margin. Its output VOH ≥2.48 V and VOL ≤0.26 V at |IOUT| = 2.4 mA ensure clean interfacing with 3.3 V CMOS and LVTTL devices.

Can MC74HC04AFELG drive TTL loads directly?

Yes, MC74HC04AFELG can drive up to 10 LSTTL loads without external components. At VCC = 5.0 V, its VOH ≥4.4 V and VOL ≤0.26 V meet LSTTL input thresholds, and its ±25 mA output current per pin exceeds the ±0.4 mA sink/source requirement of standard TTL inputs.

Is MC74HC04AFELG pin-compatible with older 74LS04 devices?

Yes, MC74HC04AFELG has identical pinout and logic function to the 74LS04, including pin 1 (A1), pin 2 (Y1), ..., pin 14 (VCC). However, due to CMOS input structure, unused inputs must be tied to VCC or GND - unlike LS TTL, which tolerates floating inputs.

What is the propagation delay of MC74HC04AFELG at 5 V supply?

At VCC = 5.0 V and TA = 25 °C, the MC74HC04AFELG exhibits a maximum propagation delay (tPLH/tPHL) of 15 ns. This value increases to 19 ns at +85 °C and 22 ns at +125 °C, as specified in the AC Characteristics table of the official datasheet.

MC74HC04AFELG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74HC

Package/Case:: 14-SOIC (0.209", 5.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 5.2mA, 5.2mA

Input Logic Level - Low:: 0.5V ~ 1.8V

Input Logic Level - High:: 1.5V ~ 4.2V

Max Propagation Delay @ V, Max CL:: 13ns @ 6V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOEIAJ-14

MC74HC04AFELG FAQ

1.How can I place an order for MC74HC04AFELG through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74HC04AFELG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74HC04AFELG reliable?

The price and inventory of MC74HC04AFELG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74HC04AFELG is usually 5 days.

3.What payment methods are accepted for MC74HC04AFELG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74HC04AFELG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74HC04AFELG?

MC74HC04AFELG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74HC04AFELG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74HC04AFELG?

For technical support, including MC74HC04AFELG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74HC04AFELG requirements.

6.How does Aetrix verify that MC74HC04AFELG is sourced from the original manufacturer or authorized distributors?

All MC74HC04AFELG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74HC04AFELG meets industry standards.

7.What is the process for return or replacement of MC74HC04AFELG?

All MC74HC04AFELG units undergo pre-shipment inspection (PSI). If there is an issue with MC74HC04AFELG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74HC04AFELG part is unused and in its original packaging.

Return procedure for MC74HC04AFELG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…