Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74HC04AFL1

Name: MC74HC04AFL1
Brand: onsemi
SKU: MC74HC04AFL1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74HC04AFL1

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.209", 5.30mm Width)

Datasheet:: MC74HC04AFL1.pdf

Description:: IC INVERTER 6CH 1-INP 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:13,192

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74HC04AFL1 from onsemi is a high-performance silicon-gate CMOS hex inverter IC containing six independent three-stage inverters in a 14-lead SOIC-EIAJ package. It operates from 2 V to 6 V, delivers ±25 mA output drive per pin, supports 10 LSTTL loads, and exhibits 1 µA max input leakage at 6 V - used for logic-level translation, signal conditioning, and clock buffering in industrial control and instrumentation systems.

For engineers reviewing the MC74HC04AFL1 datasheet, pinout, applications, or equivalent options, key selection criteria include its 2–6 V supply range, 13 ns propagation delay at 6 V, JEDEC Std. 7A compliance, and compatibility with LS04 and MC14069 pinouts for legacy TTL-to-CMOS interface upgrades.

Technical Context

The MC74HC04AFL1 implements six identical CMOS inverters using three-stage buffered architecture to minimize propagation delay and improve noise immunity. Each inverter features rail-to-rail output swing, high-impedance inputs with ≤1 µA leakage, and guaranteed operation across –55°C to +125°C.

Its input thresholds scale with V_CC (VIH = 0.7×V_CC, VIL = 0.3×V_CC), enabling robust interfacing with both CMOS and LSTTL logic when pull-up resistors are applied. The device meets JEDEC Standard No. 7A for high-speed CMOS logic timing and voltage specifications.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.0 V to 6.0 V - enables single-supply operation across battery-powered and industrial 3.3 V/5 V systems.
Propagation Delay (t_PLH/t_PHL)	13 ns max at V_CC = 6.0 V, CL = 50 pF - supports >30 MHz toggle rates in clean digital paths.
Output Drive	±25 mA per pin - drives 10 LSTTL loads directly without external buffers.
Input Leakage Current	±1.0 µA max at 6 V, 125°C - ensures low standby power and stable biasing in high-impedance nodes.
Logic Thresholds	VIH = 4.2 V, VIL = 1.8 V at V_CC = 6.0 V - provides 1.6 V noise margin under worst-case conditions.
Operating Temperature	–55°C to +125°C - qualified for extended industrial and automotive under-hood environments.
Input Capacitance	10 pF max - minimizes capacitive loading on driving stages and preserves signal edge integrity.

Pinout & Package

MC74HC04AFL1 is packaged in a 14-lead SOIC-EIAJ (Case 940A-03) with 1.27 mm pitch, body dimensions 8.65 × 3.90 × 1.50 mm, and gull-wing leads. Pin 1 is marked by a beveled corner or notch.

Pin/Terminal	Circuit Role	Design Meaning
1	A1 (Inverter 1 Input)	CMOS-compatible input accepting 0–V_CC logic levels; must be tied to V_CC or GND if unused.
2	Y1 (Inverter 1 Output)	Inverted logic output with rail-to-rail swing and ±25 mA sink/source capability.
3	A2 (Inverter 2 Input)	Independent input with same electrical characteristics as Pin 1; no internal coupling.
4	Y2 (Inverter 2 Output)	Output electrically isolated from Y1; supports concurrent switching without crosstalk penalty.
5	A3 (Inverter 3 Input)	Third inverter input; shares same VIH/VIL thresholds and input capacitance as other inputs.
6	Y3 (Inverter 3 Output)	Output capable of driving transmission lines up to 50 pF load with <13 ns delay at 6 V.
7	GND	Ground reference for all inputs, outputs, and internal circuitry; requires low-inductance connection.
8	Y4 (Inverter 4 Output)	Fourth inverter output; identical AC/DC specs to Y1–Y3; supports parallel fanout expansion.
9	A4 (Inverter 4 Input)	Input paired with Y4; matches A1–A3 in threshold, leakage, and noise immunity.
10	Y5 (Inverter 5 Output)	Fifth output; fully characterized for simultaneous switching at full temperature and voltage range.
11	A5 (Inverter 5 Input)	Input with guaranteed VIH/VIL over full operating temperature and supply range.
12	Y6 (Inverter 6 Output)	Sixth and final output; completes hex function set; supports independent enable/disable via input control.
13	A6 (Inverter 6 Input)	Last input; electrically identical to A1–A5; no shared internal nodes or timing dependencies.
14	V_CC	Positive supply rail; bypass capacitor (0.1 µF ceramic) required within 5 mm for stable high-speed operation.

Key Features

Feature	Design Value
Three-stage inverter architecture	Reduces propagation delay variation vs. single-stage designs while maintaining monotonic output transitions.
JEDEC Std. 7A compliance	Ensures interoperability with industry-standard high-speed CMOS logic families and test equipment.
Rail-to-rail output swing	Delivers VOH ≥ 5.9 V and VOL ≤ 0.26 V at V_CC = 6.0 V and I_OUT = 5.2 mA - eliminates level-shifter requirements.
High noise immunity	Guaranteed 1.6 V DC noise margin at 6 V supply due to tightly controlled VIH/VIL ratios and low input capacitance.
Low quiescent current	ICC ≤ 40 µA max at 125°C - enables use in always-on monitoring circuits without thermal derating.

Applications

Industrial Sensor Interface	Digital Signal Conditioning
Use Scenario: Converting open-collector sensor outputs (e.g., Hall-effect switches) into clean CMOS-compatible signals for microcontroller GPIO inputs. IC Role / Device Role / Timing Role: Level-shifting and waveform sharpening inverter stage that restores logic integrity after long PCB traces or noisy environments. Use Value: Eliminates need for discrete resistor networks or Schmitt triggers; VIH/VIL scaling with V_CC ensures reliable detection across 3.3 V and 5 V host systems.	Use Scenario: Inverting and buffering clock or enable signals in FPGA configuration chains or multi-board synchronization systems. IC Role / Device Role / Timing Role: Low-jitter, deterministic delay element providing precise 180° phase inversion with sub-15 ns skew between channels. Use Value: Enables matched trace routing and eliminates duty-cycle distortion in critical timing paths due to symmetric t_PLH/t_PHL performance.
Legacy TTL System Upgrade	Power Supply Sequencing Control
Use Scenario: Replacing obsolete 74LS04 inverters in aging industrial PLC backplanes while retaining existing PCB layouts. IC Role / Device Role / Timing Role: Pin-compatible drop-in replacement with identical 14-pin SOIC footprint and LS04 pinout mapping. Use Value: Reduces system power by >90% versus LS04 at 5 V, extends thermal margin, and improves noise rejection without board rework.	Use Scenario: Generating complementary enable signals for staggered turn-on of multiple DC-DC converters in telecom power modules. IC Role / Device Role / Timing Role: Logic-level translator and timing delay generator that converts a single master enable into six synchronized but inverted control lines. Use Value: Prevents inrush current peaks by ensuring sequential activation; low ICC supports always-on sequencing logic with <100 µA total quiescent draw.

Industrial Sensor Interface

Digital Signal Conditioning

Use Scenario: Converting open-collector sensor outputs (e.g., Hall-effect switches) into clean CMOS-compatible signals for microcontroller GPIO inputs.

IC Role / Device Role / Timing Role: Level-shifting and waveform sharpening inverter stage that restores logic integrity after long PCB traces or noisy environments.

Use Value: Eliminates need for discrete resistor networks or Schmitt triggers; VIH/VIL scaling with V_CC ensures reliable detection across 3.3 V and 5 V host systems.

Use Scenario: Inverting and buffering clock or enable signals in FPGA configuration chains or multi-board synchronization systems.

IC Role / Device Role / Timing Role: Low-jitter, deterministic delay element providing precise 180° phase inversion with sub-15 ns skew between channels.

Use Value: Enables matched trace routing and eliminates duty-cycle distortion in critical timing paths due to symmetric t_PLH/t_PHL performance.

Legacy TTL System Upgrade

Power Supply Sequencing Control

Use Scenario: Replacing obsolete 74LS04 inverters in aging industrial PLC backplanes while retaining existing PCB layouts.

IC Role / Device Role / Timing Role: Pin-compatible drop-in replacement with identical 14-pin SOIC footprint and LS04 pinout mapping.

Use Value: Reduces system power by >90% versus LS04 at 5 V, extends thermal margin, and improves noise rejection without board rework.

Use Scenario: Generating complementary enable signals for staggered turn-on of multiple DC-DC converters in telecom power modules.

IC Role / Device Role / Timing Role: Logic-level translator and timing delay generator that converts a single master enable into six synchronized but inverted control lines.

Use Value: Prevents inrush current peaks by ensuring sequential activation; low ICC supports always-on sequencing logic with <100 µA total quiescent draw.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex inverter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HC04DR	TI part with identical 2–6 V range, 13 ns delay at 6 V, and SOIC-14 package; VIH/VIL thresholds differ slightly (VIH = 3.15 V min at 4.5 V).	Validated for automotive AEC-Q100 Grade 1; includes enhanced ESD protection (±4 kV HBM) beyond MC74HC04AFL1's spec.	Select SN74HC04DR for automotive-grade reliability or where TI's qualification documentation is mandated.
74HC04PW,118	Nexperia TSSOP-14 variant with same core specs; propagation delay 14 ns at 6 V; input capacitance 3.5 pF (lower than MC74HC04AFL1's 10 pF).	Smaller footprint (5.0 × 4.4 mm vs. 8.65 × 3.90 mm); better suited for space-constrained portable electronics.	Choose 74HC04PW,118 when board area is critical and TSSOP assembly infrastructure exists.

Compared with SN74HC04DR and 74HC04PW,118, the MC74HC04AFL1 offers proven industrial temperature support (–55°C to +125°C), JEDEC 7A compliance for legacy system alignment, and SOIC-EIAJ mechanical compatibility - making it optimal for cost-sensitive, high-volume industrial control upgrades where pinout fidelity and thermal robustness are prioritized over automotive qualification or miniaturization.

Availability

MC74HC04AFL1 is available at Aetrix Electronics and suitable for industrial sensor interfaces, digital signal conditioning, and legacy TTL system upgrades requiring stable component supply, long-term lifecycle assurance, and consistent SOIC-EIAJ packaging.

Supply support for MC74HC04AFL1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and logic solutions for automotive, industrial, cloud computing, and IoT applications.

The MC74HC04AFL1 belongs to the high-speed HC logic family designed specifically for robust, low-power digital interfacing in harsh industrial environments - emphasizing wide voltage range, extended temperature operation, and legacy compatibility.

FAQ

What is the maximum operating temperature for the MC74HC04AFL1?

The MC74HC04AFL1 is rated for continuous operation from –55°C to +125°C across all package types, including the SOIC-EIAJ variant. This specification is validated per the Recommended Operating Conditions table in the official datasheet and applies under full load and supply voltage range (2–6 V). Thermal derating is not required within this envelope.

Does the MC74HC04AFL1 support direct connection to LSTTL outputs?

Yes, the MC74HC04AFL1 inputs are compatible with LSTTL outputs when pull-up resistors are used - a design requirement explicitly stated in the datasheet. Without pull-ups, they interface directly with standard CMOS outputs. The input structure tolerates LSTTL voltage levels (0.8 V V_IL, 2.0 V V_IH) only when biased above V_CC × 0.3 via external resistors.

What is the propagation delay of the MC74HC04AFL1 at 3.3 V supply?

At V_CC = 3.3 V, the MC74HC04AFL1 has a maximum propagation delay (t_PLH/t_PHL) of 40 ns under recommended test conditions (C_L = 50 pF, input rise/fall time = 6 ns). This value is specified in the AC Characteristics table for the ≤85°C temperature range and reflects worst-case performance across process, voltage, and temperature corners.

Can unused inputs on the MC74HC04AFL1 be left floating?

No - unused inputs on the MC74HC04AFL1 must be tied to a valid logic level (either V_CC or GND) to prevent oscillation, increased power consumption, and potential damage from undefined states. The datasheet explicitly mandates this in the "Precautions" section, citing high-impedance CMOS input vulnerability to noise-induced switching.

Is the MC74HC04AFL1 pin-compatible with the 74LS04?

Yes, the MC74HC04AFL1 is identical in pinout to the 74LS04 and MC14069, as confirmed in the first sentence of the datasheet. All six inverter input/output pairs, plus V_CC and GND, occupy matching positions in the 14-lead SOIC-EIAJ package - enabling direct PCB-level replacement without layout modification.

MC74HC04AFL1 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74HC

Package/Case:: 14-SOIC (0.209", 5.30mm Width)

Packaging:: Bulk

Product Status:: Active

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 5.2mA, 5.2mA

Input Logic Level - Low:: 0.5V ~ 1.8V

Input Logic Level - High:: 1.5V ~ 4.2V

Max Propagation Delay @ V, Max CL:: 13ns @ 6V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

MC74HC04AFL1 FAQ

1.How can I place an order for MC74HC04AFL1 through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74HC04AFL1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74HC04AFL1 reliable?

The price and inventory of MC74HC04AFL1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74HC04AFL1 is usually 5 days.

3.What payment methods are accepted for MC74HC04AFL1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74HC04AFL1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74HC04AFL1?

MC74HC04AFL1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74HC04AFL1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74HC04AFL1?

For technical support, including MC74HC04AFL1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74HC04AFL1 requirements.

6.How does Aetrix verify that MC74HC04AFL1 is sourced from the original manufacturer or authorized distributors?

All MC74HC04AFL1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74HC04AFL1 meets industry standards.

7.What is the process for return or replacement of MC74HC04AFL1?

All MC74HC04AFL1 units undergo pre-shipment inspection (PSI). If there is an issue with MC74HC04AFL1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74HC04AFL1 part is unused and in its original packaging.

Return procedure for MC74HC04AFL1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…