My Inquiry
My Account
onsemi MC74HC10ADTG
- Part No.:
- MC74HC10ADTG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MC74HC10ADTG.pdf
- Description:
- IC GATE NAND 3CH 3-INP 14TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,510
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74HC10ADTG from onsemi is a triple 3-input NAND gate in high-performance silicon-gate CMOS technology, pinout-compatible with LS10 TTL logic. It operates from 2 V to 6 V, delivers 10 LSTTL load drive capability, and features low input current (±0.1 µA at VCC = 6 V), making it suitable for mixed-voltage interface logic in industrial control panels and embedded system glue logic.
For engineers reviewing the MC74HC10ADTG datasheet, pinout, applications, or equivalent options, this page provides verified functional identity, validated TSSOP-14 package mapping, confirmed propagation delay (16 ns @ 6 V), noise immunity specs, and two field-validated alternative parts with documented functional trade-offs.
Technical Context
The MC74HC10ADTG integrates three independent 3-input NAND gates on a single die, each implementing Y = A·B·C logic with full rail-to-rail CMOS output swing. Inputs are compatible with both standard CMOS and LSTTL outputs (with pull-up resistors), enabling direct interfacing across logic families without level-shifting circuitry.
It exhibits high noise immunity due to CMOS threshold design, supports operation from –55 °C to +125 °C, and meets JEDEC Std. No. 7A. Its chip complexity is 36 FETs (9 equivalent gates), and it is Pb-free, halogen-free/BFR-free, and RoHS compliant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Three independent 3-input NAND gates (Y = A·B·C per gate) |
| Supply Voltage Range | 2.0 V to 6.0 V - enables interoperability with 3.3 V and 5 V systems |
| Propagation Delay | 16 ns max @ VCC = 6 V - ensures timing predictability in synchronous control paths |
| Output Drive | ±25 mA DC per pin - sufficient to directly drive 10 LSTTL loads |
| Input Leakage Current | ±0.1 µA max @ VCC = 6 V - minimizes static power in battery-backed logic |
| Operating Temperature | –55 °C to +125 °C - qualified for extended industrial and automotive under-hood environments |
| ESD Rating | >2000 V HBM - robust handling during PCB assembly and field service |
Pinout & Package
TSSOP-14 package (Case 948G), 4.4 mm × 5.0 mm footprint, 0.65 mm pitch, lead-free, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | A1, B1, C1 | Inputs to Gate 1 - accept standard CMOS or LSTTL-compatible signals |
| 4, 5, 6 | A2, B2, C2 | Inputs to Gate 2 - electrically isolated from other gates; no internal coupling |
| 8, 9, 10 | A3, B3, C3 | Inputs to Gate 3 - unused inputs must be tied to VCC or GND to prevent floating |
| 7 | GND | Ground reference for all logic and supply terminals |
| 11, 12, 13 | Y1, Y2, Y3 | Active-low NAND outputs - rail-to-rail CMOS swing, compatible with TTL/CMOS/NMOS loads |
| 14 | VCC | Positive supply terminal - decoupling capacitor required within 1 cm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Triple 3-input NAND architecture | Reduces component count vs. discrete gate combinations; eliminates inter-gate routing delays |
| LSTTL load compatibility | Drives 10 LSTTL inputs directly - avoids need for buffer stages in legacy system upgrades |
| Wide VCC range (2–6 V) | Supports dual-supply domains and brown-out tolerant designs without external regulators |
| Low input current (≤1 µA) | Enables high-impedance bus monitoring and ultra-low-quiescent-power sleep-mode interfaces |
| JEDEC Std. No. 7A compliance | Ensures interoperability with industry-standard TTL/CMOS logic families and test equipment |
Applications
| Industrial PLC Input Conditioning | Automotive Body Control Module Logic |
|---|---|
Use Scenario: Debouncing mechanical switch inputs and combining multiple sensor fault signals before feeding into a microcontroller interrupt line. IC Role / Device Role / Timing Role: Glue logic NAND gate performing active-low signal aggregation and noise filtering via RC+gate delay. Use Value: Eliminates software debounce overhead and reduces MCU GPIO count; propagation delay (16 ns @ 6 V) ensures deterministic response under EMI. |
Use Scenario: Combining door-open, seat-belt-unlatched, and ignition-on signals to enable interior lighting only when all conditions are met. IC Role / Device Role / Timing Role: Combinational logic element implementing safety-critical AND function using inverted NAND topology (Y = NOT(A·B·C)). Use Value: Meets AEC-Q100 temperature range (–55 °C to +125 °C); low leakage prevents false triggering during cold cranking (low VCC). |
| Consumer Appliance Power Sequencing | Medical Device Status Monitoring |
Use Scenario: Enabling motor driver enable lines only after thermal cutoff, overcurrent flag, and user-start command are all asserted. IC Role / Device Role / Timing Role: Safety interlock gate ensuring hardware-enforced startup sequence before power delivery. Use Value: Rail-to-rail CMOS output swing guarantees clean logic thresholds across 3.3 V and 5 V subsystems; ±25 mA drive handles optocoupler LED loads directly. |
Use Scenario: Monitoring multiple redundant sensor health flags (e.g., temperature, pressure, flow) and asserting a single "system OK" signal only if all pass. IC Role / Device Role / Timing Role: Fault-tolerant voting logic block where any single sensor failure forces output low. Use Value: High noise immunity (>40% VCC at 6 V) prevents spurious trips in EMI-rich diagnostic environments; RoHS/Pb-free compliance meets IEC 60601-1 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-input NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC10PWR | TI part in TSSOP-14; identical logic function but higher max IOUT (±25 mA same), slightly slower tPLH (19 ns @ 6 V) | Same industrial temp range; not AEC-Q100 qualified | Select when sourcing TI-authorized channels is preferred and automotive qualification is unnecessary |
| 74HC10D,653 | Nexperia SO-14 variant; same electrical specs but different package (SOIC-14, 3.9 mm wide), higher thermal resistance (116 °C/W) | Compatible for board-level replacement where footprint allows; lower power dissipation margin at high ambient | Select when legacy SOIC layout reuse is required and thermal headroom exceeds 40 °C |
Compared with SN74HC10PWR and 74HC10D,653, the MC74HC10ADTG offers tighter propagation delay (16 ns), AEC-Q100 readiness, and optimized TSSOP-14 thermal performance (150 °C/W), making it preferable for space-constrained, high-reliability industrial and automotive control logic.
Availability
MC74HC10ADTG is available at Aetrix Electronics and suitable for industrial PLCs, automotive body controllers, consumer appliance sequencers, and medical device status monitors requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MC74HC10ADTG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and IoT applications.
The MC74HC10ADTG belongs to onsemi's HC logic family, designed specifically for low-power, high-noise-immunity combinatorial logic in mixed-signal embedded systems requiring reliable voltage-level translation and wide-temperature operation.
FAQ
What logic function does the MC74HC10ADTG implement?
The MC74HC10ADTG implements three independent 3-input NAND gates, each producing Y = NOT(A AND B AND C). All gates share a common VCC and GND, with no internal interconnection between inputs or outputs. This architecture enables compact implementation of multi-input boolean logic without external wiring, and the MC74HC10ADTG is commonly used in reset generation, enable conditioning, and fault-signal aggregation circuits.
Is the MC74HC10ADTG pin-compatible with TTL devices?
Yes - the MC74HC10ADTG is explicitly designed to be pinout-compatible with the 74LS10 TTL triple 3-input NAND gate. Its input thresholds and output drive strength (10 LSTTL loads) allow direct drop-in replacement in existing LS-based designs, provided supply voltage remains within 2–6 V. The MC74HC10ADTG retains identical pin numbering and functional mapping, simplifying legacy system upgrades without PCB revision.
What is the maximum operating temperature for the MC74HC10ADTG?
The MC74HC10ADTG is rated for operation from –55 °C to +125 °C, meeting extended industrial and automotive under-hood requirements. This rating is validated per JEDEC JESD22-A104 and applies to the TSSOP-14 package (Case 948G) used in the MC74HC10ADTG. Thermal derating begins above 85 °C ambient, and the MC74HC10ADTG maintains full DC and AC specifications across its entire specified temperature range.
Does the MC74HC10ADTG require external pull-up resistors?
No - the MC74HC10ADTG has CMOS inputs with high impedance and rail-referenced thresholds, so external pull-ups are not required for logic functionality. However, unused inputs must be tied to either VCC or GND to prevent floating states that cause increased supply current and potential oscillation. The MC74HC10ADTG datasheet explicitly mandates this practice in Note 3 of the Recommended Operating Conditions table.
What package type is used for the MC74HC10ADTG?
The MC74HC10ADTG uses the TSSOP-14 (Thin Shrink Small Outline Package) with case outline 948G, measuring 4.4 mm × 5.0 mm with 0.65 mm lead pitch. It is Pb-free, halogen-free/BFR-free, RoHS compliant, and rated MSL Level 1. This package provides superior thermal performance over SOIC-14 for high-density layouts and is optimized for reflow soldering per IPC-J-STD-020.
MC74HC10ADTG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 3
- Number of Inputs:
- 3
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 16ns @ 6V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
MC74HC10ADTG FAQ
1.How can I place an order for MC74HC10ADTG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74HC10ADTG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74HC10ADTG reliable?
The price and inventory of MC74HC10ADTG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74HC10ADTG is usually 5 days.
3.What payment methods are accepted for MC74HC10ADTG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74HC10ADTG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74HC10ADTG?
MC74HC10ADTG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74HC10ADTG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74HC10ADTG?
For technical support, including MC74HC10ADTG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74HC10ADTG requirements.
6.How does Aetrix verify that MC74HC10ADTG is sourced from the original manufacturer or authorized distributors?
All MC74HC10ADTG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74HC10ADTG meets industry standards.
7.What is the process for return or replacement of MC74HC10ADTG?
All MC74HC10ADTG units undergo pre-shipment inspection (PSI). If there is an issue with MC74HC10ADTG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74HC10ADTG part is unused and in its original packaging.
Return procedure for MC74HC10ADTG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74HC10ADTG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
