Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi MC74HC126ADG

Name: MC74HC126ADG
Brand: onsemi
SKU: MC74HC126ADG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74HC126ADG

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: MC74HC126ADG.pdf

Description:: IC BUFFER NON-INVERT 6V 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,197

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74HC126ADG from onsemi is a quad 3-state noninverting buffer IC with active-high output enables, designed for bus-oriented systems including memory address drivers and clock distribution. It operates from 2.0 V to 6.0 V, delivers ±35 mA output drive per pin, supports −55 °C to +125 °C operation, and features 15 LSTTL load drive capability in SOIC-14 package.

For engineers reviewing the MC74HC126ADG datasheet, pinout, applications, or equivalent options, key selection criteria include its active-high enable logic, CMOS/TTL-compatible inputs, 3-state output leakage <±10 µA at 6.0 V, propagation delay ≤15 ns at 6.0 V, and SOIC-14 footprint compatibility with legacy LS126 designs.

Technical Context

The MC74HC126ADG implements four independent noninverting buffers, each with a dedicated active-high output enable (OE) input controlling high-impedance state. Its silicon-gate CMOS architecture ensures low static current (ICC ≤160 µA at 6.0 V, 125 °C) and high noise immunity, meeting JEDEC Std No. 7A.

Input thresholds scale with VCC (VIH = 0.7×VCC min, VIL = 0.3×VCC max), enabling robust interfacing across 2.0–6.0 V supply rails. Propagation delays are characterized for both A→Y (tPLH/tPHL) and OE→Y (tPLZ/tPHZ/tPZL/tPZH) paths, with guaranteed timing at −55 °C, 25 °C, and +125 °C.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.0 V to 6.0 V - Enables direct interface with 3.3 V and 5 V logic families without level shifters.
Output Drive Capability	±35 mA per pin - Sufficient to drive 15 LSTTL loads, supporting fanout-critical bus applications.
Propagation Delay (A→Y)	15 ns max at VCC = 6.0 V, TA = 125 °C - Ensures timing integrity in high-speed address/data buffering.
3-State Leakage Current	±10 µA max at VCC = 6.0 V, TA = 125 °C - Minimizes bus contention risk when outputs are disabled.
Operating Temperature	−55 °C to +125 °C - Qualified for industrial and extended-temperature embedded control environments.
Input Capacitance	10 pF max - Reduces capacitive loading on upstream drivers, preserving signal edge rates.
Quiescent Supply Current	160 µA max at VCC = 6.0 V, TA = 125 °C - Supports low-power standby modes in battery-aware systems.

Pinout & Package

MC74HC126ADG is housed in a 14-pin SOIC (Small Outline Integrated Circuit) package per case 751A, with standard 1.27 mm pitch and 8.75 mm × 3.90 mm body dimensions. Pin 1 is index-marked; Pin 7 is GND; Pin 14 is VCC.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	Input A1–A4	Buffer data inputs; TTL/CMOS-compatible with VIH ≥1.5 V at 2.0 V VCC.
2, 5, 11, 12	Output Enable OE1–OE4	Active-high enables; drives output Yn to high-impedance when low.
3, 6, 8, 11	Output Y1–Y4	Noninverted buffered outputs; support 3-state control per channel.
7	GND	Ground reference for all I/O and internal circuitry; must be low-impedance.
14	VCC	Positive supply rail; decoupling capacitor (0.1 µF) required near pin.

Key Features

Feature	Design Value
Quad independent 3-state buffers	Four isolated channels allow selective bus segment control without shared enable constraints.
Active-high output enables	OE logic matches microcontroller GPIO polarity, eliminating external inverters in enable routing.
Wide VCC range (2.0–6.0 V)	Single part supports mixed-voltage systems (e.g., 3.3 V logic driving 5 V peripherals).
JEDEC Std No. 7A compliance	Guarantees interoperability with industry-standard TTL and CMOS logic families.
Pb-free, RoHS-compliant packaging	SOIC-14 package meets environmental regulations for industrial and automotive PCB assembly.

Applications

Memory Address Buffering	Microcontroller Bus Expansion
Use Scenario: Driving address lines from an MCU to multiple SRAM or flash devices sharing a common data/address bus. IC Role / Device Role / Timing Role: Noninverting buffer with per-channel 3-state control isolates inactive memory chips and prevents bus contention. Use Value: Enables dynamic chip-select arbitration using OE pins, reducing address skew and supporting hot-plug memory modules.	Use Scenario: Expanding GPIO count of an ARM Cortex-M0+ MCU to interface with parallel LCD controllers or ADCs. IC Role / Device Role / Timing Role: Level-shifting and fanout buffer that translates 3.3 V MCU outputs to 5 V peripheral logic while maintaining timing margins. Use Value: Eliminates need for discrete level shifters; ±35 mA drive ensures clean edges into 50 pF loads typical of display interfaces.
Industrial PLC I/O Modules	Legacy System Interface Adapters
Use Scenario: Isolating field-side digital inputs in programmable logic controller backplanes operating across wide temperature ranges. IC Role / Device Role / Timing Role: Input conditioning and bus buffering with guaranteed operation from −55 °C to +125 °C. Use Value: Maintains signal integrity under thermal cycling; low ICC supports energy-efficient module sleep states.	Use Scenario: Replacing obsolete 74LS126 in retrofitted instrumentation systems requiring drop-in CMOS upgrades. IC Role / Device Role / Timing Role: Pin-compatible noninverting buffer with identical SOIC-14 footprint and active-high OE mapping. Use Value: Reduces power consumption by >90% versus LS-TTL while preserving existing PCB layout and firmware logic.

Memory Address Buffering

Microcontroller Bus Expansion

Use Scenario: Driving address lines from an MCU to multiple SRAM or flash devices sharing a common data/address bus.

IC Role / Device Role / Timing Role: Noninverting buffer with per-channel 3-state control isolates inactive memory chips and prevents bus contention.

Use Value: Enables dynamic chip-select arbitration using OE pins, reducing address skew and supporting hot-plug memory modules.

Use Scenario: Expanding GPIO count of an ARM Cortex-M0+ MCU to interface with parallel LCD controllers or ADCs.

IC Role / Device Role / Timing Role: Level-shifting and fanout buffer that translates 3.3 V MCU outputs to 5 V peripheral logic while maintaining timing margins.

Use Value: Eliminates need for discrete level shifters; ±35 mA drive ensures clean edges into 50 pF loads typical of display interfaces.

Industrial PLC I/O Modules

Legacy System Interface Adapters

Use Scenario: Isolating field-side digital inputs in programmable logic controller backplanes operating across wide temperature ranges.

IC Role / Device Role / Timing Role: Input conditioning and bus buffering with guaranteed operation from −55 °C to +125 °C.

Use Value: Maintains signal integrity under thermal cycling; low ICC supports energy-efficient module sleep states.

Use Scenario: Replacing obsolete 74LS126 in retrofitted instrumentation systems requiring drop-in CMOS upgrades.

IC Role / Device Role / Timing Role: Pin-compatible noninverting buffer with identical SOIC-14 footprint and active-high OE mapping.

Use Value: Reduces power consumption by >90% versus LS-TTL while preserving existing PCB layout and firmware logic.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad noninverting buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HC126N	Same logic function and SOIC-14 package; TI version with slightly higher max ICC (200 µA vs. 160 µA at 125 °C).	Identical pinout and timing; validated for commercial-temp (0 °C to 70 °C) only, not extended industrial range.	Select when cost or dual-sourcing is prioritized over extended temperature qualification.
74VHC126M	Higher speed (tPLH ≤ 7.5 ns at 5 V), lower input capacitance (4 pF), but narrower VCC range (2.0–5.5 V).	Better suited for high-frequency clock distribution; lacks −55 °C rating and AEC-Q100 option.	Choose for timing-critical 5 V systems where sub-10 ns delay outweighs temperature range needs.

Compared with SN74HC126N and 74VHC126M, the MC74HC126ADG uniquely combines extended temperature support (−55 °C to +125 °C), AEC-Q100 qualification option (−Q suffix), and guaranteed 15 LSTTL load drive across full VCC range - making it optimal for ruggedized industrial and automotive control modules.

Availability

MC74HC126ADG is available at Aetrix Electronics and suitable for memory address buffering, microcontroller bus expansion, and industrial PLC I/O modules requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for MC74HC126ADG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensor solutions for automotive, industrial, and cloud infrastructure markets.

The MC74HC126ADG belongs to onsemi's high-performance HC logic family, engineered for reliable bus-oriented interfacing in harsh environments - emphasizing low power, wide voltage operation, and robust ESD tolerance (HBM >2 kV).

FAQ

What is the logic function of the MC74HC126ADG?

The MC74HC126ADG is a quad 3-state noninverting buffer with active-high output enables (OE1–OE4). Each channel passes input A_n to output Y_n when its corresponding OE_n is high; when OE_n is low, Y_n enters high-impedance state. This enables selective bus driving without contention. The MC74HC126ADG matches LS126 pinout and functionality while offering CMOS power efficiency.

Does the MC74HC126ADG support 3.3 V operation?

Yes, the MC74HC126ADG fully supports 3.3 V operation within its specified 2.0 V to 6.0 V supply range. At VCC = 3.3 V, VIH is guaranteed ≥2.31 V and VIL ≤0.99 V, ensuring compatibility with standard 3.3 V CMOS outputs. Propagation delay remains ≤23 ns (A→Y) and ≤30 ns (OE→Y) at 3.3 V, making the MC74HC126ADG suitable for mixed-voltage system interfacing.

What is the maximum output current per pin for the MC74HC126ADG?

The MC74HC126ADG specifies a maximum DC output current of ±35 mA per output pin (I_OUT), verified across the full operating temperature range. This rating allows direct driving of 15 LSTTL loads and supports robust signal integrity into typical PCB trace and IC input capacitances. Exceeding ±35 mA risks violating absolute maximum ratings and may degrade long-term reliability of the MC74HC126ADG.

Is the MC74HC126ADG pin-compatible with the 74LS126?

Yes, the MC74HC126ADG is explicitly designed to be pin-compatible with the 74LS126, sharing identical SOIC-14 pinout, terminal functions, and active-high output enable behavior. This enables direct replacement in legacy designs. However, the MC74HC126ADG requires pullup resistors on inputs when interfacing with LSTTL outputs, unlike the LS126 which has built-in input hysteresis - a detail confirmed in the official MC74HC126ADG datasheet.

What package type does the MC74HC126ADG use?

The MC74HC126ADG uses a 14-pin SOIC (Small Outline Integrated Circuit) package per case outline 751A, with Pb-free finish and RoHS compliance. Dimensions are 8.75 mm × 3.90 mm × 1.75 mm, 1.27 mm lead pitch, and gull-wing leads. This package is compatible with standard reflow profiles and automated assembly processes used for industrial-grade PCBs.

MC74HC126ADG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74HC

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Bulk

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 7.8mA, 7.8mA

Voltage - Supply:: 2V ~ 6V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

MC74HC126ADG FAQ

1.How can I place an order for MC74HC126ADG through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74HC126ADG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74HC126ADG reliable?

The price and inventory of MC74HC126ADG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74HC126ADG is usually 5 days.

3.What payment methods are accepted for MC74HC126ADG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74HC126ADG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74HC126ADG?

MC74HC126ADG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74HC126ADG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74HC126ADG?

For technical support, including MC74HC126ADG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74HC126ADG requirements.

6.How does Aetrix verify that MC74HC126ADG is sourced from the original manufacturer or authorized distributors?

All MC74HC126ADG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74HC126ADG meets industry standards.

7.What is the process for return or replacement of MC74HC126ADG?

All MC74HC126ADG units undergo pre-shipment inspection (PSI). If there is an issue with MC74HC126ADG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74HC126ADG part is unused and in its original packaging.

Return procedure for MC74HC126ADG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…