onsemi MC74HC132AFELG
- Part No.:
- MC74HC132AFELG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
MC74HC132AFELG.pdf
- Description:
- IC GATE NAND 4CH 2-INP SOEIAJ-14
- Quantity:
- Payment:

- Shipping:

Inventory:2,087
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74HC132AFELG from onsemi is a quad 2-input NAND gate with Schmitt-trigger inputs, designed for noise-immune signal conditioning in digital logic interfaces. It operates across 2.0–6.0 V, delivers 10 LSTTL loads, features hysteresis up to 3.0 V at 6.0 V supply, and is housed in a TSSOP-14 package. It is used in debouncing mechanical switches and cleaning slow-rising waveforms in industrial control I/O stages.
For engineers reviewing the MC74HC132AFELG datasheet, pinout, applications, or equivalent options, key selection criteria include input hysteresis voltage (0.2–3.0 V), propagation delay (21–190 ns), operating voltage range (2.0–6.0 V), output drive capability (10 LSTTL loads), and TSSOP-14 thermal resistance (150 °C/W).
Technical Context
The MC74HC132AFELG implements four independent Schmitt-trigger NAND gates using high-performance silicon-gate CMOS technology. Each gate exhibits asymmetric input thresholds (VT+min = 0.95 V, VT−max = 2.65 V at VCC = 6.0 V), yielding programmable hysteresis (VHmin = 0.2 V, VHmax = 3.0 V) to reject noise on slow or noisy signals.
It is pin-compatible with LS132 and supports mixed-voltage interfacing: inputs accept standard CMOS outputs directly and-when pulled up-LSTTL outputs. Its quiescent ICC is ≤10 µA at 6.0 V, and it meets JEDEC Std. No. 7A for CMOS compatibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input NAND with Schmitt-trigger inputs - enables noise rejection and waveform squaring per gate |
| Supply Voltage Range | 2.0 V to 6.0 V - supports battery-powered and multi-rail systems without level shifters |
| Propagation Delay | 21 ns max at VCC = 6.0 V - ensures timing predictability in 5 MHz+ digital control loops |
| Hysteresis Voltage | 0.2 V min to 3.0 V max - configurable noise margin depending on supply; critical for switch debouncing |
| Output Drive | 10 LSTTL loads - directly drives legacy TTL loads without buffer stages |
| Input Leakage | ≤1.0 µA at 6.0 V - minimizes current draw in always-on sensor interface nodes |
| Operating Temperature | –55 °C to +125 °C - qualified for under-hood automotive and industrial ambient environments |
Pinout & Package
TSSOP-14 (Case 948G), 4.9 mm × 4.4 mm × 1.2 mm body, 0.65 mm pitch, Pb-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 9, 12 | A1, A2, A3, A4 - Input A of each NAND gate | Non-inverting Schmitt-trigger input; threshold hysteresis rejects <100 mV noise spikes |
| 2, 5, 10, 13 | B1, B2, B3, B4 - Input B of each NAND gate | Non-inverting Schmitt-trigger input; identical electrical behavior to A pins |
| 3, 6, 8, 11 | Y1, Y2, Y3, Y4 - Output of each NAND gate | CMOS push-pull output; sinks/sourses ≥4 mA at 4.5 V for direct LED or logic fanout |
| 7 | GND | Ground reference for all inputs/outputs; must be low-impedance to maintain hysteresis stability |
| 14 | VCC | Positive supply rail; decoupling capacitor (100 nF) required within 5 mm for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Guaranteed hysteresis (0.2–3.0 V) eliminates chatter on slow edges - essential for mechanical switch inputs |
| Wide supply range | 2.0–6.0 V operation enables use in 3.3 V microcontroller I/O and 5 V legacy systems without translation |
| High noise immunity | CMOS input structure + hysteresis provides >40% supply-referenced noise rejection - validated per JEDEC 7A |
| Low power consumption | ICC ≤10 µA at 6.0 V and 25 °C - suitable for battery-backed monitoring circuits with years of runtime |
| Pb-free & RoHS | TSSOP-14 package complies with IPC/JEDEC J-STD-020 moisture sensitivity Level 1 - no bake required pre-reflow |
Applications
| Industrial Switch Debouncing | Waveform Squaring |
|---|---|
|
Use Scenario: Mechanical pushbuttons and limit switches generate contact bounce lasting 1–10 ms in PLC I/O modules. IC Role / Device Role / Timing Role: MC74HC132AFELG acts as a hardware debouncer - its Schmitt-trigger inputs convert noisy transitions into clean, monotonic logic edges. Use Value: Eliminates need for software debounce delays or external RC networks, reducing firmware complexity and improving real-time response. |
Use Scenario: Sine-wave or triangle-wave clock sources with slow rise/fall times (<400 ns) feed digital counters. IC Role / Device Role / Timing Role: MC74HC132AFELG functions as a waveform shaper - converting analog-like edges into sharp CMOS-compatible square waves. Use Value: Ensures reliable clock edge detection in frequency dividers and state machines without metastability risk. |
| Automotive Sensor Interface | Legacy TTL Signal Conditioning |
|
Use Scenario: Hall-effect or reed-switch position sensors output low-slew signals in engine control units exposed to EMI. IC Role / Device Role / Timing Role: MC74HC132AFELG serves as an EMI-hardened front-end - rejecting coupled transients before they reach MCU GPIOs. Use Value: Meets AEC-Q100 Grade 1 requirements when paired with appropriate layout; reduces system-level validation effort. |
Use Scenario: Integrating modern HC logic into legacy 5 V TTL systems with marginal noise margins. IC Role / Device Role / Timing Role: MC74HC132AFELG bridges voltage domains - inputs tolerate LSTTL levels with pull-up resistors; outputs drive TTL loads directly. Use Value: Enables drop-in replacement of 74LS132 without redesigning power or interface circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad Schmitt-trigger NAND applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC132DR | SOIC-14 package (larger footprint, higher θJA = 116 °C/W); identical electrical specs and pinout | Preferred for prototyping or high-reliability through-hole assembly; less suitable for space-constrained PCBs | Select SN74HC132DR if board layout allows SOIC-14 and thermal derating above 75 °C is not required. |
| MC74HCT132ADTR2G | TTL-compatible inputs (4.5–5.5 V only); same TSSOP-14 package and pinout; lower hysteresis (0.4 V typ) | Better suited for pure 5 V TTL systems where input noise is minimal and level matching is critical | Choose MC74HCT132ADTR2G only when interfacing exclusively with TTL outputs and supply is fixed at 5.0 V ±10%. |
Compared with SN74HC132DR and MC74HCT132ADTR2G, the MC74HC132AFELG offers the widest supply range (2.0–6.0 V) and highest hysteresis (3.0 V max), making it optimal for mixed-voltage, noise-prone, or battery-operated designs where flexibility and robustness are prioritized over strict TTL compatibility.
Availability
MC74HC132AFELG is available at Aetrix Electronics and suitable for industrial automation, automotive sensor interfaces, and battery-powered instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MC74HC132AFELG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient, high-reliability components for automotive, industrial, and cloud infrastructure markets.
The MC74HC132AFELG belongs to onsemi's HC logic family, engineered for low-power, wide-supply digital interfacing with enhanced noise immunity - targeting applications where signal integrity and supply flexibility outweigh raw speed requirements.
FAQ
What is the maximum supply voltage for MC74HC132AFELG?
The absolute maximum DC supply voltage (VCC) for MC74HC132AFELG is +6.5 V, but the recommended operating range is 2.0 V to 6.0 V. Operation above 6.0 V risks exceeding internal oxide breakdown limits and is not guaranteed for reliability or parametric performance. The MC74HC132AFELG achieves optimal hysteresis and propagation delay within the 2.0–6.0 V window.
Does MC74HC132AFELG support direct connection to LSTTL outputs?
Yes, MC74HC132AFELG inputs are compatible with standard CMOS outputs and - when pulled up with external resistors - with LSTTL outputs. This dual compatibility is confirmed in the datasheet's "Features" section and enables seamless integration into mixed-logic systems without level translators. The MC74HC132AFELG does not require external biasing for CMOS drivers but benefits from 10 kΩ pull-ups when driven by LSTTL.
What is the typical hysteresis voltage of MC74HC132AFELG at 5.0 V supply?
At VCC = 5.0 V, the typical hysteresis voltage (VH) of MC74HC132AFELG is 1.5 V, calculated as the difference between typical VT+ (3.15 V) and VT− (1.65 V) values per the DC Electrical Characteristics table. This value ensures robust noise rejection for signals with amplitude variations up to ±750 mV around the switching threshold, which is critical in motor control feedback paths.
Is MC74HC132AFELG pin-compatible with the 74LS132?
Yes, MC74HC132AFELG is explicitly stated in the datasheet to be identical in pinout to the 74LS132. All 14 pins - including VCC (14), GND (7), and the four A/B/Y signal groups - match exactly. This allows direct PCB replacement in legacy designs, provided supply voltage and loading conditions fall within the HC family's operating range.
What package type is used for MC74HC132AFELG?
MC74HC132AFELG uses the TSSOP-14 package (Case 948G), measuring 4.9 mm × 4.4 mm × 1.2 mm with 0.65 mm lead pitch. It is Pb-free, RoHS-compliant, and rated MSL Level 1 - meaning it can be stored indefinitely at ambient conditions without baking prior to reflow soldering. This package enables high-density routing in compact industrial controllers.
MC74HC132AFELG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- Schmitt Trigger
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.3V ~ 1.2V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 21ns @ 6V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOEIAJ-14
MC74HC132AFELG FAQ
1.How can I place an order for MC74HC132AFELG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74HC132AFELG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74HC132AFELG reliable?
The price and inventory of MC74HC132AFELG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74HC132AFELG is usually 5 days.
3.What payment methods are accepted for MC74HC132AFELG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74HC132AFELG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74HC132AFELG?
MC74HC132AFELG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74HC132AFELG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74HC132AFELG?
For technical support, including MC74HC132AFELG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74HC132AFELG requirements.
6.How does Aetrix verify that MC74HC132AFELG is sourced from the original manufacturer or authorized distributors?
All MC74HC132AFELG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74HC132AFELG meets industry standards.
7.What is the process for return or replacement of MC74HC132AFELG?
All MC74HC132AFELG units undergo pre-shipment inspection (PSI). If there is an issue with MC74HC132AFELG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74HC132AFELG part is unused and in its original packaging.
Return procedure for MC74HC132AFELG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74HC132AFELG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

