onsemi MC74HC32AFELG
- Part No.:
- MC74HC32AFELG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
MC74HC32AFELG.pdf
- Description:
- IC GATE OR 4CH 2-INP SOEIAJ-14
- Quantity:
- Payment:

- Shipping:

Inventory:1,490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74HC32AFELG from onsemi is a quad 2-input OR gate in high-performance silicon-gate CMOS technology, operating from 2.0 V to 6.0 V supply, delivering 10 LSTTL load drive capability with propagation delay as low as 13 ns at 6.0 V, and used in digital logic interfacing, level translation, and combinational signal routing in industrial control and instrumentation systems.
For engineers reviewing the MC74HC32AFELG datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range (2.0–6.0 V), guaranteed propagation delay (≤19 ns at 4.5 V), input compatibility with CMOS/LSTTL (with pullups), output drive strength, and SOIC-14 package thermal performance (θJA = 116 °C/W).
Technical Context
The MC74HC32AFELG implements four independent OR logic functions (Y = A + B) using standard CMOS transistor pairs per gate, with inputs tolerant of LSTTL levels when externally pulled up. It features rail-to-rail output swing and exhibits high noise immunity due to its CMOS architecture and defined VIH/VIL thresholds across temperature.
Its DC characteristics are fully specified over –55 °C to +125 °C, with input leakage ≤ ±1.0 µA at 6.0 V and quiescent ICC ≤ 40 µA at 125 °C. AC performance is characterized with 50 pF load and includes transition times ≤19 ns at 4.5 V, supporting reliable operation in synchronous and asynchronous combinatorial logic paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input OR gate (Y = A + B), fully independent gates |
| Supply Voltage Range | 2.0 V to 6.0 V - supports battery-powered and mixed-voltage system interfacing |
| Propagation Delay (tPLH/tPHL) | 13 ns max at VCC = 6.0 V - enables timing-critical glue logic in sub-100 MHz domains |
| Output Drive | 10 LSTTL loads - directly drives legacy TTL inputs without buffers |
| Input Compatibility | Standard CMOS outputs; LSTTL-compatible with pullup resistors - simplifies mixed-logic-family designs |
| Operating Temperature | –55 °C to +125 °C - qualified for extended industrial and automotive under-hood environments |
| ESD Rating | >2000 V HBM - robust handling during board assembly and field service |
Pinout & Package
MC74HC32AFELG is housed in a 14-pin SOIC (Small Outline Integrated Circuit) package, case 751A, with 1.27 mm pitch, 8.75 mm × 3.90 mm body, and θJA = 116 °C/W. Pin 1 is index-marked; Pin 7 is GND; Pin 14 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A1 input | First input of Gate 1 - must be tied to valid logic level if unused |
| 2 | B1 input | Second input of Gate 1 - forms OR function with Pin 1 |
| 3 | Y1 output | Output of Gate 1 - rail-to-rail CMOS swing, capable of driving 10 LSTTL loads |
| 4 | A2 input | First input of Gate 2 - electrically isolated from other gates |
| 5 | B2 input | Second input of Gate 2 - no internal coupling to Gate 1 or 3 |
| 6 | Y2 output | Output of Gate 2 - identical timing and drive specs as Y1 |
| 7 | GND | Ground reference for all logic and power - requires low-impedance PCB connection |
| 8 | Y3 output | Output of Gate 3 - shares same VCC/GND rails but independent logic path |
| 9 | A3 input | First input of Gate 3 - matches electrical specs of A1/A2 |
| 10 | B3 input | Second input of Gate 3 - supports same VIH/VIL thresholds across temperature |
| 11 | Y4 output | Output of Gate 4 - final buffered OR result, usable for fanout or feedback |
| 12 | A4 input | First input of Gate 4 - verified for <1 µA leakage at 6.0 V |
| 13 | B4 input | Second input of Gate 4 - meets JEDEC Std. No. 7A for CMOS interface compliance |
| 14 | VCC | Positive supply rail - decoupling capacitor (0.1 µF ceramic) required within 5 mm |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail CMOS output swing | VOH ≥ VCC − 0.1 V and VOL ≤ 0.1 V at 20 µA load - ensures full logic-level compatibility across voltage domains |
| Low quiescent current | ICC ≤ 40 µA at +125 °C - enables use in always-on monitoring circuits without thermal penalty |
| High noise immunity | VIH ≥ 3.15 V and VIL ≤ 1.35 V at VCC = 4.5 V - rejects >1.8 V of superimposed noise on inputs |
| Pb-free, RoHS-compliant packaging | SOIC-14 with "G" suffix - meets global environmental regulations and reflow profile J-STD-020 |
| JEDEC Std. No. 7A compliance | Validated for interoperability with industry-standard CMOS and TTL families - reduces validation effort in legacy upgrades |
Applications
| Industrial PLC I/O Expansion | Digital Power Sequencing Control |
|---|---|
Use Scenario: Combining multiple enable signals from sensor modules before triggering a relay driver stage in a programmable logic controller rack. IC Role / Device Role / Timing Role: Logic OR combiner for fault-safe "any-input-active" assertion, with deterministic sub-20 ns response. Use Value: Eliminates need for discrete diode-OR networks, reducing board area and improving signal integrity at 10+ kHz switching rates. |
Use Scenario: Generating a master "power-good" signal by OR-ing individual DC/DC converter OK flags in a multi-rail server power supply. IC Role / Device Role / Timing Role: Glue logic element that aggregates status bits with guaranteed setup/hold margins relative to microcontroller polling. Use Value: Provides fail-fast detection: any single rail failure immediately asserts system-wide PG# without software latency. |
| Automotive Body Control Module | Test Equipment Signal Conditioning |
Use Scenario: Merging door-open, trunk-open, and hood-open switch signals to activate interior lighting in a vehicle body control unit. IC Role / Device Role / Timing Role: Level-translating OR gate accepting 5 V switch inputs and driving 3.3 V microcontroller interrupt lines. Use Value: Enables direct interface between 5 V mechanical switches and 3.3 V logic without external level shifters or pull-up resistors. |
Use Scenario: Constructing custom trigger logic in automated test equipment by OR-ing pass/fail outputs from multiple DUT measurement channels. IC Role / Device Role / Timing Role: Deterministic combinatorial element with known propagation delay, used in time-critical go/no-go decision paths. Use Value: Guarantees ≤19 ns worst-case delay variation across temperature, enabling sub-50 ns trigger resolution in high-speed testers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input OR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC32DR | TI part; identical logic function and pinout, but rated only to +85 °C ambient and has higher typical ICC (20 µA vs. 10 µA at 25 °C) | Suitable for commercial-grade equipment; not qualified for extended temperature industrial or automotive use | Select SN74HC32DR only when operating temperature stays below 85 °C and AEC-Q100 qualification is unnecessary |
| 74VHC32M | ON Semiconductor's newer 74VHC family; faster (8 ns @ 5 V), lower capacitance (3.5 pF), but narrower VCC range (2.0–5.5 V) | Better for high-speed clock domain crossing; incompatible with 6.0 V systems where MC74HC32AFELG operates | Choose 74VHC32M when speed >100 MHz timing margin is critical and supply is strictly 5 V ±5% |
Compared with SN74HC32DR and 74VHC32M, MC74HC32AFELG provides the widest operating temperature range (–55 °C to +125 °C) and full 6.0 V support, making it uniquely suitable for under-hood automotive and high-reliability industrial deployments where thermal margin and voltage flexibility are design constraints.
Availability
MC74HC32AFELG is available at Aetrix Electronics and suitable for industrial PLCs, automotive body controllers, digital power sequencers, and test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MC74HC32AFELG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud computing, and IoT applications.
The MC74HC32AFELG belongs to onsemi's legacy HC logic family, designed for drop-in replacement of TTL logic while delivering CMOS power efficiency, wide voltage operation, and robust industrial temperature performance.
FAQ
What logic family does MC74HC32AFELG belong to, and how does it differ from the HCT variant?
MC74HC32AFELG belongs to the high-speed CMOS (HC) logic family. It differs from the HCT variant (e.g., MC74HCT32A) in input threshold compatibility: HC inputs require CMOS-level signals (VIH ≥ 3.15 V at 4.5 V), while HCT inputs are TTL-compatible (VIH = 2.0 V). MC74HC32AFELG operates from 2.0 V to 6.0 V, whereas HCT is limited to 4.5–5.5 V. Both share identical pinout and OR functionality.
Is MC74HC32AFELG pin-compatible with older 74LS32 devices?
Yes, MC74HC32AFELG is pin-compatible with the 74LS32 TTL quad OR gate. Its pinout matches LS32 exactly (14-pin SOIC), allowing direct PCB replacement. However, because MC74HC32AFELG is CMOS, unused inputs must be tied to VCC or GND - unlike LS32, which tolerates floating inputs - to prevent increased ICC and potential oscillation.
What is the maximum capacitive load MC74HC32AFELG can drive while maintaining guaranteed timing?
MC74HC32AFELG is characterized with a 50 pF load for AC specifications including tPLH, tPHL, and transition times. Driving loads significantly above 50 pF increases propagation delay nonlinearly and may violate setup/hold timing in synchronous systems. For >50 pF loads, buffer stages or lower-capacitance PCB layout practices are recommended to maintain guaranteed 13–22 ns timing performance.
Does MC74HC32AFELG support mixed-voltage interfacing, such as 3.3 V inputs driving a 5 V-powered device?
No - MC74HC32AFELG does not support mixed-voltage interfacing in that configuration. Its inputs are referenced to its own VCC; applying 3.3 V to an input while VCC = 5 V is within the absolute maximum rating (VIN ≤ VCC + 0.5 V), but VIH is specified as ≥3.15 V at VCC = 4.5 V, so 3.3 V may not guarantee logic-high recognition. For reliable 3.3 V → 5 V translation, use a dedicated level shifter or the MC74HCT32A variant instead.
What packaging and marking details confirm MC74HC32AFELG is Pb-free and RoHS-compliant?
MC74HC32AFELG uses a Pb-free SOIC-14 package (case 751A) with "G" suffix in the ordering code and "G" or microdot marking on the device body. Per the datasheet, it is halogen-free/BFR-free and compliant with RoHS Directive 2011/65/EU. The "−Q" suffix denotes AEC-Q100 qualification; MC74HC32AFELG lacks "−Q", confirming it is industrial-grade, not automotive-qualified.
MC74HC32AFELG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- OR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 13ns @ 6V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOEIAJ-14
MC74HC32AFELG FAQ
1.How can I place an order for MC74HC32AFELG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74HC32AFELG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74HC32AFELG reliable?
The price and inventory of MC74HC32AFELG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74HC32AFELG is usually 5 days.
3.What payment methods are accepted for MC74HC32AFELG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74HC32AFELG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74HC32AFELG?
MC74HC32AFELG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74HC32AFELG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74HC32AFELG?
For technical support, including MC74HC32AFELG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74HC32AFELG requirements.
6.How does Aetrix verify that MC74HC32AFELG is sourced from the original manufacturer or authorized distributors?
All MC74HC32AFELG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74HC32AFELG meets industry standards.
7.What is the process for return or replacement of MC74HC32AFELG?
All MC74HC32AFELG units undergo pre-shipment inspection (PSI). If there is an issue with MC74HC32AFELG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74HC32AFELG part is unused and in its original packaging.
Return procedure for MC74HC32AFELG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74HC32AFELG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

