onsemi MC74HC4075FR2
- Part No.:
- MC74HC4075FR2
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
MC74HC4075FR2.pdf
- Description:
- IC GATE OR 3CH 3-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74HC4075FR2 from ON Semiconductor (formerly Motorola) is a triple 3-input OR gate in high-performance silicon-gate CMOS technology, pin-compatible with MC14075B. It operates from 2 V to 6 V, delivers ±25 mA output drive per pin, supports 10 LSTTL loads, and features low input current (≤1 µA) and high noise immunity. It is used in digital logic control systems requiring discrete combinational logic with TTL/CMOS interfacing.
For engineers reviewing the MC74HC4075FR2 datasheet, pinout, applications, or equivalent options, key selection considerations include supply voltage range (2–6 V), propagation delay (20 ns @ 6 V), output drive capability (±25 mA), input compatibility with LSTTL (with pullups), and SOIC-14 package constraints.
Technical Context
The MC74HC4075FR2 implements three independent 3-input OR gates (Y = A + B + C) using silicon-gate CMOS process technology. Each gate exhibits rail-to-rail output swing, guaranteed VOH ≥ 5.9 V and VOL ≤ 0.1 V at VCC = 6.0 V with 20 µA load, and supports operation across –55 °C to +125 °C.
Input thresholds are defined by VIH ≥ 4.2 V and VIL ≤ 1.2 V at VCC = 6.0 V, ensuring robust noise margins. Propagation delays are characterized up to 175 ns at worst-case temperature (125 °C) and VCC = 2.0 V, with transition times ≤19 ns under same conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Three independent 3-input OR gates (Y = A + B + C) |
| Supply Voltage Range | 2.0 V to 6.0 V - enables direct interface with 3.3 V and 5 V logic families |
| Output Drive | ±25 mA per pin - drives 10 LSTTL loads without external buffers |
| Propagation Delay | 20 ns max @ VCC = 6.0 V, TA = 25 °C - supports >20 MHz toggle rates in light-load applications |
| Input Leakage | ±1.0 µA max @ VCC = 6.0 V, TA = 125 °C - ensures stable logic levels with high-impedance sources |
| Operating Temperature | –55 °C to +125 °C - qualified for industrial and extended-temperature embedded control |
| ESD Protection | Integrated protection circuitry - guards against damage from static discharge during handling |
Pinout & Package
MC74HC4075FR2 is housed in a 14-pin SOIC package (Case 751A–03), with 1.27 mm pitch, body width 3.80–4.00 mm, and total length 8.55–8.75 mm. Pin 14 is VCC; Pin 7 is GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | A1, B1, C1 inputs | First OR gate inputs - all must be low for Y1 to be low; any high forces Y1 high |
| 4, 5, 6 | A2, B2, C2 inputs | Second OR gate inputs - electrically isolated from Gate 1 and Gate 3 |
| 8, 9, 10 | A3, B3, C3 inputs | Third OR gate inputs - fully independent with no internal coupling |
| 11, 12, 13 | Y1, Y2, Y3 outputs | Pull-up/pull-down capable outputs - rail-to-rail swing, compatible with CMOS/NMOS/TTL loads |
| 14 | VCC | Positive supply - must be decoupled locally with 0.1 µF ceramic capacitor |
| 7 | GND | Ground reference - shared return path for all three gates and supply current |
Key Features
| Feature | Design Value |
|---|---|
| CMOS + TTL interoperability | Inputs accept LSTTL levels when pulled up; outputs directly drive TTL, CMOS, and NMOS without level shifters |
| Rail-to-rail output swing | VOH ≥ 5.9 V and VOL ≤ 0.1 V at VCC = 6.0 V - maximizes noise margin in mixed-voltage systems |
| Low quiescent current | ICC ≤ 40 µA max @ VCC = 6.0 V, TA = 125 °C - reduces standby power in battery-backed logic |
| High ESD tolerance | On-chip protection circuitry - eliminates need for external transient suppressors in board-level handling |
| JEDEC Std. 7A compliance | Fully conforms to industry-standard AC/DC parametric limits for high-speed CMOS - simplifies qualification testing |
Applications
| Industrial Control Logic | Automotive Body Controller |
|---|---|
Use Scenario: Discrete safety interlock monitoring in PLC I/O modules where multiple sensor inputs (door open, guard engaged, emergency stop) must trigger a shutdown signal. IC Role / Device Role / Timing Role: Combinational OR logic element aggregating three independent fault signals into one active-high enable line for system disable. Use Value: Eliminates need for microcontroller GPIO polling; provides deterministic sub-25 ns response at 6 V supply with zero firmware overhead. | Use Scenario: Seatbelt reminder activation based on driver seat occupancy, ignition status, and buckle closure detection. IC Role / Device Role / Timing Role: OR gate combining three asynchronous mechanical switch inputs to assert audible alert enable signal. Use Value: Tolerates contact bounce and slow-switching automotive switches; operates reliably across –40 °C to +105 °C ambient without derating. |
| Consumer Appliance UI | Medical Diagnostic Equipment |
Use Scenario: Microwave oven control panel where Start, Timer Set, and Power Level buttons each independently enable cooking cycle initiation. IC Role / Device Role / Timing Role: OR combiner feeding wake-up interrupt to low-power MCU - any button press asserts active-high event line. Use Value: Reduces MCU wake-up latency to <30 ns; draws <1 µA leakage in standby - extends battery life in cordless remotes. | Use Scenario: Redundant fault detection in portable ultrasound probe interface, where over-temperature, over-voltage, and communication timeout signals must trigger immediate hardware reset. IC Role / Device Role / Timing Role: Hardware-level OR gate generating immediate reset pulse independent of firmware execution state. Use Value: Guarantees fail-safe response within 30 ns at full temperature range - meets IEC 62304 Class B timing requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-input OR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC4075DR | Same logic function and pinout; TI version rated for –40 °C to +85 °C only; slightly higher ICC (50 µA max @ 125 °C not specified) | Limited to commercial/industrial temp range; lacks extended temperature validation | Select when operating ambient stays below 85 °C and TI supply chain preference applies |
| 74VHC4075M | Pin-compatible; higher speed (15 ns @ 5 V); lower input capacitance (4 pF vs 10 pF); VCC range 2–5.5 V only | Better for high-frequency clocked logic; incompatible with 6 V systems | Choose for designs prioritizing propagation delay over 6 V operation or extended temperature support |
Compared with SN74HC4075DR and 74VHC4075M, the MC74HC4075FR2 uniquely supports –55 °C to +125 °C operation and 6 V supply while maintaining pin compatibility - making it the only option among the three qualified for aerospace-grade thermal cycling and legacy 5 V/6 V mixed-rail systems.
Availability
MC74HC4075FR2 is available at Aetrix Electronics and suitable for industrial control logic, automotive body controllers, consumer appliance UIs, and medical diagnostic equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MC74HC4075FR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient electronics, with roots in Motorola's semiconductor division and expertise in analog, logic, and power management ICs.
The MC74HC4075FR2 belongs to the HC-series high-speed CMOS logic family, designed for drop-in replacement of older TTL and CD4000-series devices while delivering lower power, higher noise immunity, and broader supply voltage flexibility.
FAQ
What logic function does the MC74HC4075FR2 implement?
The MC74HC4075FR2 implements three independent 3-input OR gates, each following the Boolean expression Y = A + B + C. All inputs and outputs are fully buffered, and the device is functionally identical to MC14075B in pinout and truth table. The MC74HC4075FR2 does not include internal inverters, latches, or enable controls - it is purely combinational logic with no memory or sequencing behavior.
Is the MC74HC4075FR2 compatible with 3.3 V logic systems?
Yes, the MC74HC4075FR2 operates over 2.0 V to 6.0 V, making it fully compatible with 3.3 V logic systems. At VCC = 3.3 V, VIH is guaranteed ≥ 2.31 V and VIL ≤ 0.99 V, providing >0.8 V noise margin. Its outputs swing rail-to-rail, so a 3.3 V-powered MC74HC4075FR2 drives other 3.3 V CMOS inputs directly without level translation. The MC74HC4075FR2 also accepts 5 V-tolerant inputs when used with appropriate pullup resistors in mixed-voltage interfaces.
What is the maximum operating temperature for the MC74HC4075FR2?
The MC74HC4075FR2 is rated for operation from –55 °C to +125 °C across all package variants, including the FR2 (SOIC-14) variant. This extended temperature range is validated per JEDEC Standard No. 7A and confirmed in the DC and AC electrical characteristics tables across all three temperature bins (–55 °C, 25 °C, and +125 °C). The MC74HC4075FR2 maintains full functionality - including propagation delay, output drive, and noise immunity - throughout this range without derating.
Does the MC74HC4075FR2 require external pull-up resistors for LSTTL compatibility?
Yes, the MC74HC4075FR2 inputs are compatible with LSTTL outputs only when external pull-up resistors are used. LSTTL outputs cannot reliably drive CMOS inputs to VIH without pullups due to weak high-side drive. A typical 10 kΩ pull-up to VCC ensures the input reaches ≥4.2 V at VCC = 6.0 V, satisfying the guaranteed VIH threshold. The MC74HC4075FR2 itself does not integrate pull-ups; unused inputs must be tied to VCC or GND - never left floating - to prevent increased ICC and potential oscillation.
What package type is used for the MC74HC4075FR2?
The MC74HC4075FR2 uses a 14-pin Small Outline Integrated Circuit (SOIC) package, designated Case 751A–03 by ON Semiconductor. It has a 1.27 mm lead pitch, body width of 3.80–4.00 mm, and overall length of 8.55–8.75 mm. This surface-mount package is RoHS-compliant, moisture-sensitive level 1 (MSL-1), and optimized for automated reflow assembly. The FR2 suffix explicitly denotes this SOIC-14 configuration - distinct from the N-suffix plastic DIP (Case 646–06) variant.
MC74HC4075FR2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.209", 5.30mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- OR Gate
- Number of Circuits:
- 3
- Number of Inputs:
- 3
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 17ns @ 6V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
MC74HC4075FR2 FAQ
1.How can I place an order for MC74HC4075FR2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74HC4075FR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74HC4075FR2 reliable?
The price and inventory of MC74HC4075FR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74HC4075FR2 is usually 5 days.
3.What payment methods are accepted for MC74HC4075FR2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74HC4075FR2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74HC4075FR2?
MC74HC4075FR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74HC4075FR2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74HC4075FR2?
For technical support, including MC74HC4075FR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74HC4075FR2 requirements.
6.How does Aetrix verify that MC74HC4075FR2 is sourced from the original manufacturer or authorized distributors?
All MC74HC4075FR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74HC4075FR2 meets industry standards.
7.What is the process for return or replacement of MC74HC4075FR2?
All MC74HC4075FR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC74HC4075FR2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74HC4075FR2 part is unused and in its original packaging.
Return procedure for MC74HC4075FR2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74HC4075FR2 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

