onsemi MC74HC86AFELG
- Part No.:
- MC74HC86AFELG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
MC74HC86AFELG.pdf
- Description:
- IC GATE XOR 4CH 2-INP SOEIAJ-14
- Quantity:
- Payment:

- Shipping:

Inventory:2,843
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74HC86AFELG from onsemi is a quad 2-input exclusive-OR (XOR) gate in high-performance silicon-gate CMOS technology, operating from 2.0 V to 6.0 V. It delivers 10 LSTTL load drive capability, features low input current (≤1 µA), and supports industrial temperature range (−55 °C to +125 °C). It is used in digital logic systems requiring error detection, parity generation, or arithmetic summing.
For engineers reviewing the MC74HC86AFELG datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage compatibility (2.0–6.0 V), propagation delay (17 ns at 6.0 V), input/output voltage thresholds, TSSOP-14 package constraints, and CMOS/TTL interface capability.
Technical Context
The MC74HC86AFELG implements four independent XOR gates with identical logic function Y = A ⊕ B = AB̅ + A̅B. Each gate exhibits symmetrical propagation delay (tPLH/tPHL) and output transition time (tTLH/tTHL), with guaranteed performance across −55 °C to +125 °C.
Input structure supports standard CMOS logic levels and, with pullup resistors, interfaces directly to LSTTL outputs. Output drive strength is specified for 2.4 mA, 4.0 mA, and 5.2 mA sink/source under defined VCC conditions, ensuring reliable fanout to downstream CMOS, NMOS, and TTL loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input XOR (Y = A ⊕ B); enables parity checking and binary addition |
| Supply Voltage Range | 2.0 V to 6.0 V - supports battery-powered and mixed-voltage digital systems |
| Propagation Delay | 17 ns max at VCC = 6.0 V - determines maximum clock frequency in combinational logic paths |
| Output Drive | ±5.2 mA at VCC = 6.0 V - drives up to 10 LSTTL loads without buffering |
| Input Leakage Current | ±1.0 µA max at VCC = 6.0 V - minimizes static power in high-impedance or battery-critical nodes |
| Operating Temperature | −55 °C to +125 °C - qualified for automotive under-hood and industrial control environments |
| Input Capacitance | 10 pF max - limits capacitive loading on driving stages and preserves signal edge integrity |
Pinout & Package
TSSOP-14 (Case 948G) surface-mount package with 0.65 mm pitch, 5.0 mm × 4.4 mm body, and exposed pad not present. RoHS-compliant, Pb-free, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5, 9, 10, 12, 13 | Input (A1/B1/A2/B2/A3/B3/A4/B4) | Eight logic inputs for four independent XOR gates; CMOS-compatible with TTL support via pullups |
| 3, 6, 8, 11 | Output (Y1/Y2/Y3/Y4) | Four buffered XOR outputs; capable of sourcing/sinking ≥5.2 mA at VCC = 6.0 V |
| 7 | GND | Ground reference for all internal circuitry and I/O; must be low-impedance connection |
| 14 | VCC | Positive supply rail (2.0–6.0 V); decoupling capacitor required near pin for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| CMOS/TTL interoperability | Inputs accept standard CMOS levels; compatible with LSTTL when pulled up - eliminates level-shifter need in mixed-logic systems |
| High noise immunity | Guaranteed 40% VCC noise margin at VCC = 4.5 V - ensures robust operation in electrically noisy industrial environments |
| Low quiescent current | ICC ≤ 40 µA at VCC = 6.0 V and TA = 125 °C - extends battery life in portable instrumentation |
| JEDEC Std. 7A compliance | Meets industry-standard AC/DC parametric requirements for HC logic - simplifies qualification in legacy and new designs |
| Pb-free & RoHS | Halogen-free construction with "G" suffix marking - satisfies global environmental compliance mandates without derating |
Applications
| Parity Generator / Checker | Digital Comparator Core |
|---|---|
Use Scenario: Detecting single-bit errors in serial data transmission or memory read-back paths. IC Role / Device Role / Timing Role: XOR gate computes even/odd parity across 4-bit nibbles; cascaded for wider bus widths. Use Value: Enables real-time error detection without external microcontroller intervention; propagation delay ≤17 ns supports >20 MHz data rates. | Use Scenario: Comparing two 4-bit binary words for equality in microcontroller peripheral interfaces. IC Role / Device Role / Timing Role: Four XOR gates generate bitwise differences; NOR of outputs yields match signal. Use Value: Reduces comparator latency versus software-based comparison; deterministic 17 ns worst-case path enables cycle-accurate timing. |
| Binary Adder Stage | Signal Inversion Control |
Use Scenario: Implementing half-adder or full-adder logic in FPGA companion circuits or educational hardware kits. IC Role / Device Role / Timing Role: XOR computes sum bit; AND+OR (external) generates carry - minimal gate count per bit. Use Value: Low 10 pF input capacitance prevents loading of upstream drivers; 2.0 V minimum VCC allows integration with low-power MCU I/O. | Use Scenario: Selectively inverting sensor signals (e.g., thermocouple polarity reversal) based on control register state. IC Role / Device Role / Timing Role: One input tied to fixed logic level (e.g., VCC), other to data line - acts as programmable inverter. Use Value: Eliminates need for dedicated inverters or reconfigurable logic; 1 µA max input leakage preserves precision analog front-end bias stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC86DR | SOIC-14 package (751A), same electrical specs but 8.75 mm × 3.9 mm footprint vs. TSSOP-14's 5.0 mm × 4.4 mm | Preferred where board space permits larger package and hand-soldering is required | Select SN74HC86DR if PCB layout uses SOIC footprints or requires higher thermal mass for intermittent high-current pulses |
| 74VHC86M | Higher speed: tPD = 7.5 ns typical at 5 V; lower ICC (2 µA typ), but narrower VCC range (2 V–5.5 V) | Better suited for high-frequency clock domain crossing or low-noise RF subsystem logic | Choose 74VHC86M only when sub-10 ns propagation is mandatory and supply is strictly 5 V ±5% |
Compared with SN74HC86DR and 74VHC86M, the MC74HC86AFELG offers optimal balance of compact TSSOP-14 packaging, wide 2.0–6.0 V operation, and proven industrial temperature reliability - making it preferred for space-constrained, multi-rail embedded controllers.
Availability
MC74HC86AFELG is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and test equipment requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for MC74HC86AFELG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensing, and logic solutions for automotive, industrial, and cloud infrastructure markets.
The MC74HC86AFELG belongs to the 74HC high-speed CMOS logic family, designed for drop-in replacement of legacy TTL logic while delivering lower power, wider voltage range, and enhanced noise immunity in cost-sensitive digital systems.
FAQ
What is the maximum propagation delay of the MC74HC86AFELG at 5.0 V supply?
The MC74HC86AFELG has a maximum propagation delay (tPLH/tPHL) of 20 ns at VCC = 5.0 V and TA = 125 °C, as specified in the AC Electrical Characteristics table. This value ensures predictable timing in synchronous logic designs and meets setup/hold margin requirements for 25 MHz clock domains. The MC74HC86AFELG maintains consistent delay across all four gates under identical conditions.
Can the MC74HC86AFELG interface directly with 3.3 V microcontroller GPIOs?
Yes, the MC74HC86AFELG supports 3.3 V operation within its 2.0–6.0 V supply range and has VIH(min) = 2.1 V and VIL(max) = 0.9 V at VCC = 3.3 V - fully compatible with standard 3.3 V CMOS logic levels. Its outputs swing rail-to-rail (VOL ≤ 0.26 V, VOH ≥ 3.04 V at IOUT = 4.0 mA), ensuring noise-immune interfacing to MCUs such as STM32 or PIC32 without level shifters. The MC74HC86AFELG is widely deployed in such mixed-voltage systems.
Is the MC74HC86AFELG pin-compatible with the LS86 TTL device?
Yes, the MC74HC86AFELG is explicitly designed to be identical in pinout to the 74LS86, as stated in the datasheet. All 14 pins - including inputs A1–B4, outputs Y1–Y4, VCC, and GND - occupy identical positions in the TSSOP-14 package. This enables direct replacement in existing LS86 layouts with no PCB changes, provided supply voltage and loading conditions are updated to match CMOS requirements. The MC74HC86AFELG retains functional equivalence while improving power efficiency and noise margin.
What is the thermal resistance (θJA) of the MC74HC86AFELG in its TSSOP-14 package?
The MC74HC86AFELG in TSSOP-14 (Case 948G) has a junction-to-ambient thermal resistance (θJA) of 150 °C/W, measured on a standard FR4 board with 76 mm × 114 mm, 2-ounce copper traces and no airflow (per JESD51-7). This value informs thermal design for continuous operation at elevated ambient temperatures; at 50 mW total dissipation, the junction rise is 7.5 °C above ambient. The MC74HC86AFELG's low ICC (≤40 µA) minimizes self-heating in static applications.
Does the MC74HC86AFELG require external pull-up resistors for TTL input compatibility?
Yes - while the MC74HC86AFELG inputs are inherently compatible with standard CMOS outputs, they require external pull-up resistors (typically 1–10 kΩ to VCC) to interface reliably with LSTTL outputs, which cannot drive CMOS input thresholds without assistance. This configuration ensures VIH remains ≥1.5 V across temperature and process variation. The MC74HC86AFELG datasheet explicitly states this requirement; omitting pull-ups may cause logic misreads in mixed-technology systems.
MC74HC86AFELG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 17ns @ 6V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOEIAJ-14
MC74HC86AFELG FAQ
1.How can I place an order for MC74HC86AFELG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74HC86AFELG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74HC86AFELG reliable?
The price and inventory of MC74HC86AFELG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74HC86AFELG is usually 5 days.
3.What payment methods are accepted for MC74HC86AFELG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74HC86AFELG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74HC86AFELG?
MC74HC86AFELG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74HC86AFELG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74HC86AFELG?
For technical support, including MC74HC86AFELG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74HC86AFELG requirements.
6.How does Aetrix verify that MC74HC86AFELG is sourced from the original manufacturer or authorized distributors?
All MC74HC86AFELG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74HC86AFELG meets industry standards.
7.What is the process for return or replacement of MC74HC86AFELG?
All MC74HC86AFELG units undergo pre-shipment inspection (PSI). If there is an issue with MC74HC86AFELG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74HC86AFELG part is unused and in its original packaging.
Return procedure for MC74HC86AFELG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74HC86AFELG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

