Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74HCT20ADR2G

Name: MC74HCT20ADR2G
Brand: onsemi
SKU: MC74HCT20ADR2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74HCT20ADR2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: MC74HCT20ADR2G.pdf

Description:: IC GATE NAND 2CH 4-INP 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,768

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74HCT20ADR2G from onsemi is a dual 4-input NAND gate IC with LSTTL-compatible inputs, designed for logic-level translation and combinational control in industrial and automotive systems. It operates from 4.5 V to 5.5 V, delivers ±25 mA output drive per pin, supports −55°C to +125°C operation, and features 10 LSTTL load drive capability - used in bus interface control and enable logic for power management subsystems.

For engineers reviewing the MC74HCT20ADR2G datasheet, pinout, applications, or equivalent options, key selection criteria include its SOIC-14 Pb-free package, guaranteed 42 ns max propagation delay at 125°C, low input leakage (±1.0 µA), noise-immune CMOS inputs, and compatibility with legacy LS-TTL signal levels.

Technical Context

The MC74HCT20ADR2G implements two independent 4-input NAND gates in a single high-performance silicon-gate CMOS die. Each gate accepts four logic inputs (A/B/C/D) and produces one inverted output (Y), with no internal feedback or latching - strictly combinational logic behavior.

All inputs tolerate LSTTL voltage thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V) while driving standard TTL loads; outputs swing rail-to-rail (VOH ≥ 4.4 V at 4.5 V VCC, VOL ≤ 0.40 V at 4.0 mA sink) and exhibit 15–22 ns output transition times under 50 pF load.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Dual independent 4-input NAND gates - enables compact implementation of multi-input logic conditions without external gating.
Supply Voltage Range	4.5 V to 5.5 V - ensures robust operation across noisy 5 V rails common in industrial PLCs and automotive body controllers.
Propagation Delay (tPLH/tPHL)	Max 42 ns at 125°C, VCC = 4.5 V - guarantees timing predictability in real-time control loops with tight setup/hold margins.
Output Drive	±25 mA per pin - directly drives multiple LSTTL inputs (up to 10 loads) without buffer amplification.
Input Leakage Current	±1.0 µA max at 125°C - minimizes unintended current paths in high-impedance enable/disable networks.
Operating Temperature	−55°C to +125°C - qualified for under-hood automotive, motor drive, and industrial field equipment environments.
ESD Protection	Integrated protection circuitry - guards against human-body-model (HBM) discharge during handling and board assembly.

Pinout & Package

MC74HCT20ADR2G is housed in a Pb-free SOIC-14 (Case 751A) package measuring 8.75 mm × 4.00 mm × 1.75 mm, with 1.27 mm pitch gull-wing leads. Pin 7 is GND, Pin 14 is VCC, Pins 3 and 11 are no-connect (NC) terminals and must remain unconnected.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 4, 5	A1, B1, C1, D1 inputs (Gate 1)	Four logic inputs for first NAND gate - all must be HIGH to pull Y1 LOW; any LOW forces Y1 HIGH.
6	Y1 output (Gate 1)	Inverted AND result of A1–D1 - drives downstream logic or enables power stages via active-low assertion.
9, 10, 12, 13	A2, B2, C2, D2 inputs (Gate 2)	Four logic inputs for second independent NAND gate - electrically isolated from Gate 1.
8	Y2 output (Gate 2)	Independent inverted AND result - allows dual control paths (e.g., redundant safety interlocks).
7	GND	Ground reference for all inputs, outputs, and internal circuitry - requires low-impedance PCB connection.
14	VCC	Positive supply terminal - must be decoupled with ≥0.1 µF ceramic capacitor near the pin.
3, 11	No Connection (NC)	Internally unconnected - must be left floating; no routing or soldering permitted.

Key Features

Feature	Design Value
LSTTL-Compatible Inputs	Accepts standard LS-TTL voltage thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V) - enables direct interfacing with legacy 74LS logic without level shifters.
Rail-to-Rail Output Swing	VOH ≥ 4.4 V and VOL ≤ 0.40 V at full load - ensures noise margin >0.4 V in 5 V systems and reliable detection by downstream CMOS/TTL inputs.
High Noise Immunity	CMOS input structure with typical input hysteresis - rejects transient coupling up to 300 mV on signal lines in EMI-prone motor control environments.
Pb-Free SOIC-14 Package	RoHS-compliant, JEDEC-standard footprint - supports automated SMT assembly and reflow profiles per IPC-J-STD-020.
Low Quiescent ICC	Max 40 µA at 125°C - reduces standby power in always-on subsystems such as CAN wake-up monitors or sensor bias networks.

Applications

Industrial PLC I/O Expansion	Automotive Body Control Module
Use Scenario: Expanding discrete input filtering in programmable logic controller backplanes where multiple sensor signals require synchronized enable validation before scanning. IC Role / Device Role / Timing Role: Dual NAND gate performs wired-AND logic across four channel status bits to generate a consolidated "group ready" flag. Use Value: Eliminates need for discrete diode-OR networks or microcontroller polling - reduces BOM count and improves deterministic response time.	Use Scenario: Controlling headlight relay activation only when ignition ON, parking brake released, light switch ON, and ambient light sensor below threshold. IC Role / Device Role / Timing Role: First NAND gate evaluates four safety-critical conditions; second gate validates backup camera power enable sequence. Use Value: Provides hardware-level interlock assurance independent of firmware - meets ASIL-B functional safety decomposition requirements.
Motor Drive Enable Sequencing	Legacy System Bus Interface
Use Scenario: Enabling three-phase inverter gate drivers only after DC bus precharge completion, thermal OK, fault clear, and PWM enable asserted. IC Role / Device Role / Timing Role: MC74HCT20ADR2G implements combinatorial lockout logic that asserts INHIBIT signal to driver ICs. Use Value: Guarantees sub-50 ns reaction to fault conditions - faster than software-based monitoring and immune to CPU lockup.	Use Scenario: Adapting 74LS138 decoder outputs to modern microcontroller GPIOs requiring clean 5 V logic levels with higher fanout. IC Role / Device Role / Timing Role: Buffers and level-translates LS-TTL outputs to drive multiple MCU address lines or interrupt inputs simultaneously. Use Value: Maintains signal integrity across 15 cm PCB traces at 10 MHz toggle rates - eliminates rise-time degradation seen with passive pull-ups.

Industrial PLC I/O Expansion

Automotive Body Control Module

Use Scenario: Expanding discrete input filtering in programmable logic controller backplanes where multiple sensor signals require synchronized enable validation before scanning.

IC Role / Device Role / Timing Role: Dual NAND gate performs wired-AND logic across four channel status bits to generate a consolidated "group ready" flag.

Use Value: Eliminates need for discrete diode-OR networks or microcontroller polling - reduces BOM count and improves deterministic response time.

Use Scenario: Controlling headlight relay activation only when ignition ON, parking brake released, light switch ON, and ambient light sensor below threshold.

IC Role / Device Role / Timing Role: First NAND gate evaluates four safety-critical conditions; second gate validates backup camera power enable sequence.

Use Value: Provides hardware-level interlock assurance independent of firmware - meets ASIL-B functional safety decomposition requirements.

Motor Drive Enable Sequencing

Legacy System Bus Interface

Use Scenario: Enabling three-phase inverter gate drivers only after DC bus precharge completion, thermal OK, fault clear, and PWM enable asserted.

IC Role / Device Role / Timing Role: MC74HCT20ADR2G implements combinatorial lockout logic that asserts INHIBIT signal to driver ICs.

Use Value: Guarantees sub-50 ns reaction to fault conditions - faster than software-based monitoring and immune to CPU lockup.

Use Scenario: Adapting 74LS138 decoder outputs to modern microcontroller GPIOs requiring clean 5 V logic levels with higher fanout.

IC Role / Device Role / Timing Role: Buffers and level-translates LS-TTL outputs to drive multiple MCU address lines or interrupt inputs simultaneously.

Use Value: Maintains signal integrity across 15 cm PCB traces at 10 MHz toggle rates - eliminates rise-time degradation seen with passive pull-ups.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 4-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HCT20DR	Same logic function, identical AC/DC specs, but TI's SOIC-14 package has slightly different thermal resistance (RθJA = 110°C/W vs. onsemi's 120°C/W).	Validated in TI's automotive AEC-Q100 Grade 2 qualification; preferred where TI ecosystem toolchain support is required.	Select SN74HCT20DR if using TI's WEBENCH or needing direct integration with MSP430 launchpads.
74VHC20M	Higher VCC range (2.0–5.5 V), lower ICC (1 µA typ), but reduced drive (±8 mA) and no LSTTL input compatibility - VIH min = 3.5 V at 4.5 V VCC.	Suitable for mixed-voltage 3.3 V/5 V systems; not drop-in for LS-TTL source interfaces due to incompatible input thresholds.	Choose 74VHC20M only when migrating from 5 V to 3.3 V domains and redesigning input sourcing network.

Compared with SN74HCT20DR and 74VHC20M, MC74HCT20ADR2G uniquely combines guaranteed LSTTL input compatibility, −55°C to +125°C operation, and Pb-free SOIC-14 packaging - making it optimal for retrofitting legacy industrial controls without changing input drivers or thermal design.

Availability

MC74HCT20ADR2G is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and motor control applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.

Supply support for MC74HCT20ADR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensing solutions for automotive, industrial, and cloud infrastructure markets.

The MC74HCT20ADR2G belongs to the HCT logic family - engineered for seamless interoperability between TTL and CMOS systems while maintaining wide temperature operation and low static power consumption.

FAQ

What is the maximum operating temperature for MC74HCT20ADR2G?

The MC74HCT20ADR2G is rated for continuous operation from −55°C to +125°C across all package types. This specification is validated per JEDEC JESD22-A108 and applies to both SOIC-14 and TSSOP-14 variants. At +125°C, propagation delay increases to 42 ns and output drive remains within ±25 mA limits - critical for engine control units and industrial inverters exposed to high ambient heat.

Does MC74HCT20ADR2G support direct connection to 74LS-series outputs?

Yes, MC74HCT20ADR2G inputs are explicitly designed to interface with standard 74LS outputs. Its VIH minimum of 2.0 V and VIL maximum of 0.8 V match LS-TTL voltage thresholds, and it can drive up to 10 LSTTL loads. This eliminates level-shifting components in upgrades from 74LS20 to HCT technology - preserving existing PCB layouts and signal integrity.

Are Pins 3 and 11 on MC74HCT20ADR2G required to be grounded or left floating?

Pins 3 and 11 of the MC74HCT20ADR2G are designated as No Connection (NC) terminals and must remain unconnected - neither grounded nor tied to VCC. The datasheet confirms these pins are internally unconnected; routing traces to them or applying voltage risks parasitic coupling or latch-up. Always verify NC status using the official onsemi MC74HCT20A datasheet Figure 1 pin assignment.

What is the typical power dissipation of MC74HCT20ADR2G at 5.0 V and 25°C?

At VCC = 5.0 V and TA = 25°C, the MC74HCT20ADR2G exhibits typical quiescent supply current (ICC) of 1 µA and dynamic power dissipation of approximately 1.3 mW per gate (calculated from CPD = 26 pF and f = 1 MHz). Total device dissipation remains below 5 mW under typical switching conditions - well within the SOIC-14 package's 500 mW rating in still air.

Can MC74HCT20ADR2G be used in place of MC74HCT20ADG?

Yes, MC74HCT20ADR2G is functionally and electrically identical to MC74HCT20ADG - both share the same SOIC-14 Pb-free package, pinout, and specifications. The only difference is packaging format: MC74HCT20ADR2G ships in 2500-unit tape-and-reel, while MC74HCT20ADG uses 55-unit rail packaging. No design or layout changes are needed when substituting MC74HCT20ADR2G for MC74HCT20ADG.

MC74HCT20ADR2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74HCT

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 2

Number of Inputs:: 4

Features:: -

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Max):: 10 µA

Current - Output High, Low:: 4mA, 4mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 42ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

MC74HCT20ADR2G FAQ

1.How can I place an order for MC74HCT20ADR2G through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74HCT20ADR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74HCT20ADR2G reliable?

The price and inventory of MC74HCT20ADR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74HCT20ADR2G is usually 5 days.

3.What payment methods are accepted for MC74HCT20ADR2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74HCT20ADR2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74HCT20ADR2G?

MC74HCT20ADR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74HCT20ADR2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74HCT20ADR2G?

For technical support, including MC74HCT20ADR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74HCT20ADR2G requirements.

6.How does Aetrix verify that MC74HCT20ADR2G is sourced from the original manufacturer or authorized distributors?

All MC74HCT20ADR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74HCT20ADR2G meets industry standards.

7.What is the process for return or replacement of MC74HCT20ADR2G?

All MC74HCT20ADR2G units undergo pre-shipment inspection (PSI). If there is an issue with MC74HCT20ADR2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74HCT20ADR2G part is unused and in its original packaging.

Return procedure for MC74HCT20ADR2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…