Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74HCT32ADTR2G

Name: MC74HCT32ADTR2G
Brand: onsemi
SKU: MC74HCT32ADTR2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74HCT32ADTR2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: MC74HCT32ADTR2G.pdf

Description:: IC GATE OR 4CH 2-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,754

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74HCT32ADTR2G from onsemi is a quad 2-input OR gate IC with LSTTL-compatible inputs, designed for logic-level translation and signal combining in mixed-voltage digital systems. It operates from 2.0 V to 6.0 V, delivers ±4.0 mA output drive at V_CC = 4.5 V, exhibits 22 ns max propagation delay at 125°C, and supports industrial temperature range (–55°C to +125°C). It is used in bus arbitration, enable logic, and status merging circuits.

For engineers reviewing the MC74HCT32ADTR2G datasheet, pinout, applications, or equivalent options, key selection criteria include LSTTL input compatibility, 14-pin TSSOP package footprint, guaranteed AC/DC performance across –55°C to +125°C, and Pb-free compliance per JEDEC Std. 7A.

Technical Context

The MC74HCT32ADTR2G implements four independent OR gates (Y = A + B) using high-performance silicon-gate CMOS technology. Each gate features TTL-compatible input thresholds (V_IL ≤ 0.8 V, V_VIH ≥ 2.0 V at V_CC = 4.5 V) and rail-to-rail CMOS output swing.

It meets JEDEC Standard No. 7A for LSTTL interface compatibility and supports direct connection to CMOS, NMOS, and TTL loads. Input leakage is limited to ±1.0 µA at 125°C, and input capacitance is 10 pF - enabling reliable operation in noise-prone industrial control and instrumentation environments.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Quad 2-input OR gate (Y = A + B), fully independent channels
Supply Voltage Range	2.0 V to 6.0 V - enables interoperability between 3.3 V and 5 V logic domains
Max Propagation Delay	22 ns at V_CC = 5.0 V, T_A = 125°C - ensures timing predictability in high-temperature embedded control
Output Drive	±4.0 mA at V_CC = 4.5 V - sufficient to drive 10 LSTTL loads without external buffering
Input Thresholds	V_IL ≤ 0.8 V, V_IH ≥ 2.0 V - guarantees robust recognition of legacy TTL logic levels
Operating Temperature	–55°C to +125°C - qualified for under-hood automotive, industrial PLC, and aerospace subsystems
Package	TSSOP-14 (Case 948G), 5.0 × 4.4 mm body, 0.65 mm pitch - surface-mount compatible with automated assembly

Pinout & Package

TSSOP-14 package (Case 948G), 5.0 mm × 4.4 mm × 1.2 mm height, lead pitch 0.65 mm, Pb-free, moisture sensitivity level MSL3.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 4, 5, 9, 10, 12, 13	Input (A1/B1/A2/B2/A3/B3/A4/B4)	Dedicated OR gate inputs; TTL-compatible thresholds allow direct connection to 74LS-series outputs
3, 6, 8, 11	Output (Y1/Y2/Y3/Y4)	CMOS push-pull outputs; capable of sourcing/sinking ±4.0 mA while maintaining VOH ≥ 3.7 V / VOL ≤ 0.4 V
7	GND	Ground reference for all inputs, outputs, and internal circuitry; must be low-impedance for noise immunity
14	V_CC	Positive supply rail; decoupling capacitor (0.1 µF ceramic) required within 5 mm for stable AC operation

Key Features

Feature	Design Value
LSTTL-compatible inputs	Enables seamless integration with legacy 74LS logic without level-shifting circuitry
10 LSTTL load drive capability	Reduces need for buffer stages in fan-out-heavy control logic trees
High noise immunity	CMOS input structure provides >400 mV noise margin at V_CC = 5 V, critical in motor-drive adjacent PCBs
Pb-free and RoHS-compliant	Meets EU Directive 2011/65/EU and JESD204B process requirements for green manufacturing
JEDEC Std. 7A compliance	Guarantees interoperability with industry-standard TTL and CMOS families across voltage and timing specs

Applications

Industrial PLC I/O Expansion	Automotive Body Control Module
Use Scenario: Combining multiple sensor fault signals into a single "system error" indicator line. IC Role / Device Role / Timing Role: OR gate performing wired-OR logic aggregation with deterministic 22 ns worst-case delay. Use Value: Eliminates microcontroller polling overhead and ensures sub-25 ns response to any sensor failure event.	Use Scenario: Enabling power to auxiliary lighting circuits only when ignition is ON AND door is open. IC Role / Device Role / Timing Role: Logic-level combiner implementing safety-critical enable condition with fail-safe DC characteristics. Use Value: Provides hardware-enforced interlock without firmware dependency, meeting ISO 26262 ASIL-A functional safety constraints.
Medical Diagnostic Equipment Status Panel	Telecom Line Card Power Sequencing
Use Scenario: Merging ready/busy/status flags from multiple subsystems (e.g., ADC, FPGA, memory) into one "system ready" LED driver input. IC Role / Device Role / Timing Role: Glue logic OR function operating across –40°C to +85°C ambient with guaranteed VIH/VIL margins. Use Value: Ensures visual system-status indication remains accurate despite voltage droop or temperature drift in multi-rail boards.	Use Scenario: Generating master "power good" signal by OR-ing individual DC/DC converter OK outputs before releasing processor reset. IC Role / Device Role / Timing Role: Fail-safe combiner ensuring system boot proceeds only after all rails are stable. Use Value: Prevents premature CPU initialization due to single-rail instability, improving field reliability in carrier-grade equipment.

Industrial PLC I/O Expansion

Automotive Body Control Module

Use Scenario: Combining multiple sensor fault signals into a single "system error" indicator line.

IC Role / Device Role / Timing Role: OR gate performing wired-OR logic aggregation with deterministic 22 ns worst-case delay.

Use Value: Eliminates microcontroller polling overhead and ensures sub-25 ns response to any sensor failure event.

Use Scenario: Enabling power to auxiliary lighting circuits only when ignition is ON AND door is open.

IC Role / Device Role / Timing Role: Logic-level combiner implementing safety-critical enable condition with fail-safe DC characteristics.

Use Value: Provides hardware-enforced interlock without firmware dependency, meeting ISO 26262 ASIL-A functional safety constraints.

Medical Diagnostic Equipment Status Panel

Telecom Line Card Power Sequencing

Use Scenario: Merging ready/busy/status flags from multiple subsystems (e.g., ADC, FPGA, memory) into one "system ready" LED driver input.

IC Role / Device Role / Timing Role: Glue logic OR function operating across –40°C to +85°C ambient with guaranteed VIH/VIL margins.

Use Value: Ensures visual system-status indication remains accurate despite voltage droop or temperature drift in multi-rail boards.

Use Scenario: Generating master "power good" signal by OR-ing individual DC/DC converter OK outputs before releasing processor reset.

IC Role / Device Role / Timing Role: Fail-safe combiner ensuring system boot proceeds only after all rails are stable.

Use Value: Prevents premature CPU initialization due to single-rail instability, improving field reliability in carrier-grade equipment.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad OR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HCT32DR	SOIC-14 package (7.5 mm × 5.0 mm); identical AC/DC specs and pinout; higher thermal resistance (72°C/W vs. 125°C/W for TSSOP)	Better suited for prototyping or low-volume through-hole rework; less optimal for high-density, thermally constrained layouts	Select SN74HCT32DR if board space allows larger SOIC footprint and thermal management is not limiting.
74VHC32M	Wider V_CC range (2.0–5.5 V); lower propagation delay (10.5 ns typ. at 5 V); no guaranteed LSTTL input compatibility - V_IL/V_IH follow pure CMOS thresholds	Requires level-shifting when interfacing with legacy TTL; preferred in new 3.3 V-only designs demanding faster switching	Choose 74VHC32M only when interfacing exclusively with CMOS sources and sub-12 ns timing is mandatory.

Compared with SN74HCT32DR and 74VHC32M, the MC74HCT32ADTR2G uniquely balances LSTTL input compatibility, industrial temperature support, and compact TSSOP packaging - making it the optimal choice for retrofitting legacy systems or designing space-constrained industrial controllers requiring guaranteed TTL interoperability.

Availability

MC74HCT32ADTR2G is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, medical diagnostic status panels, and telecom line card power sequencing requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for MC74HCT32ADTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The MC74HCT32ADTR2G belongs to the HCT logic family - engineered for TTL-to-CMOS bridging in mixed-signal systems where interoperability, wide supply tolerance, and industrial reliability are essential.

FAQ

What logic family does the MC74HCT32ADTR2G belong to, and how does it differ from standard HCT devices?

The MC74HCT32ADTR2G belongs to the onsemi HCT (High-speed CMOS TTL-compatible) logic family. It differs from generic HCT devices by being specifically characterized for full industrial temperature operation (–55°C to +125°C), having guaranteed LSTTL input thresholds per JEDEC Std. 7A, and undergoing onsemi's extended qualification for automotive and industrial use cases - unlike commercial-grade HCT parts rated only to 70°C or 85°C.

Can the MC74HCT32ADTR2G operate reliably at 3.3 V supply voltage?

Yes, the MC74HCT32ADTR2G is fully specified to operate from 2.0 V to 6.0 V, including 3.3 V nominal systems. At V_CC = 3.3 V, its input thresholds remain compatible with LSTTL outputs (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V), and it delivers ≥±2.6 mA output drive - sufficient for driving modern 3.3 V CMOS loads and legacy 5 V TTL inputs via pull-up resistors.

Is the MC74HCT32ADTR2G pin-compatible with the obsolete 74LS32?

Yes, the MC74HCT32ADTR2G is explicitly designed as a drop-in replacement for the 74LS32, with identical pinout and function. Its inputs accept LS logic levels directly, and its outputs drive LS loads without external components. This allows direct substitution in existing 74LS32-based designs - provided the TSSOP-14 footprint is accommodated or adapted via adapter board.

What is the maximum output current per pin for the MC74HCT32ADTR2G, and under what conditions is it specified?

The MC74HCT32ADTR2G specifies ±4.0 mA DC output current per pin at V_CC = 4.5 V, with VOH ≥ 3.7 V and VOL ≤ 0.4 V. This rating applies across the full operating temperature range (–55°C to +125°C) and ensures compatibility with 10 LSTTL loads. Exceeding ±4.0 mA may cause VOL/VOH degradation or thermal stress in sustained operation.

Does the MC74HCT32ADTR2G require external pull-up or pull-down resistors on unused inputs?

Yes, unused inputs on the MC74HCT32ADTR2G must be tied to a valid logic level - either V_CC or GND - to prevent floating nodes that could cause excessive supply current, oscillation, or ESD susceptibility. The datasheet explicitly states: "Unused inputs must always be tied to an appropriate logic voltage level." Leaving them open violates recommended operating conditions and risks functional failure.

MC74HCT32ADTR2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74HCT

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: OR Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 4mA, 4mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 15ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

MC74HCT32ADTR2G FAQ

1.How can I place an order for MC74HCT32ADTR2G through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74HCT32ADTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74HCT32ADTR2G reliable?

The price and inventory of MC74HCT32ADTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74HCT32ADTR2G is usually 5 days.

3.What payment methods are accepted for MC74HCT32ADTR2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74HCT32ADTR2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74HCT32ADTR2G?

MC74HCT32ADTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74HCT32ADTR2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74HCT32ADTR2G?

For technical support, including MC74HCT32ADTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74HCT32ADTR2G requirements.

6.How does Aetrix verify that MC74HCT32ADTR2G is sourced from the original manufacturer or authorized distributors?

All MC74HCT32ADTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74HCT32ADTR2G meets industry standards.

7.What is the process for return or replacement of MC74HCT32ADTR2G?

All MC74HCT32ADTR2G units undergo pre-shipment inspection (PSI). If there is an issue with MC74HCT32ADTR2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74HCT32ADTR2G part is unused and in its original packaging.

Return procedure for MC74HCT32ADTR2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…