onsemi MC74LCX02DTR2G
- Part No.:
- MC74LCX02DTR2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MC74LCX02DTR2G.pdf
- Description:
- IC GATE NOR 4CH 2-INP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,112
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74LCX02DTR2G from onsemi is a low-voltage CMOS quad 2-input NOR gate operating from 1.65 V to 5.5 V supply, featuring 5 V-tolerant inputs, 24 mA balanced output sink/source capability at 3.0 V, near-zero static supply current (10 µA), and TSSOP-14 package. It enables level-shifting logic interfacing between 3.3 V/2.5 V systems and legacy 5 V TTL devices in mixed-voltage digital control circuits.
For engineers reviewing the MC74LCX02DTR2G datasheet, pinout, applications, or equivalent options, this page delivers verified electrical parameters, truth table–aligned pin functions, thermal and ESD ratings, propagation delay performance across voltage ranges, and real-world interface use cases for industrial I/O expansion and FPGA glue logic.
Technical Context
The MC74LCX02DTR2G implements four independent 2-input NOR gates with TTL-compatible input thresholds and rail-to-rail CMOS output swing. Its 5 V-tolerant inputs (VI up to 6.5 V) allow direct connection to 5 V logic without external level shifters, while LVTTL/LVCMOS compatibility ensures interoperability with modern low-voltage microcontrollers and FPGAs.
Propagation delays range from 4.2 ns (at 4.5–5.5 V) to 10.3 ns (at 1.65–1.95 V), with output-to-output skew ≤1.0 ns at 3.0–3.6 V. The device exhibits latchup immunity >100 mA and HBM ESD rating >2000 V, supporting robust operation in noisy industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - Enables single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains |
| Input Voltage Tolerance | −0.5 V to +6.5 V - Safely accepts 5 V TTL signals without damage or clamping diodes |
| Output Drive Strength | ±24 mA @ 3.0 V - Drives standard TTL loads and multiple CMOS inputs without buffering |
| Quiescent Supply Current | 10 µA max - Minimizes standby power in battery-backed or energy-sensitive systems |
| Propagation Delay | 4.2 ns max @ 4.5–5.5 V - Supports >200 MHz toggle rates in critical timing paths |
| Input Leakage Current | ±5.0 µA max @ 3.6 V - Prevents unintended logic state drift on unterminated inputs |
| ESD Rating (HBM) | >2000 V - Meets IEC 61000-4-2 Level 2 for handling and board-level robustness |
Pinout & Package
TSSOP-14 (Case 948G), 4.9 mm × 4.4 mm × 1.2 mm body, 0.65 mm pitch, Pb-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | Outputs (O0, O1, O2, O3) | Active-low NOR outputs - Drive downstream logic or pull-down networks; tri-state capable only via external gating |
| 2, 3, 5, 6, 8, 9, 11, 12 | Inputs (A0/B0, A1/B1, A2/B2, A3/B3) | 5 V-tolerant CMOS inputs - Accept 0–5.5 V logic levels; must not float per ICC requirements |
| 7 | GND | Ground reference - Return path for all internal logic and output currents; requires low-impedance PCB plane |
| 14 | VCC | Power supply - Supplies all four gates; decoupling capacitor (0.1 µF) required within 5 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| 5 V-tolerant inputs | Enables seamless interface between 3.3 V/2.5 V controllers and legacy 5 V peripherals without external level translators |
| 24 mA balanced drive | Supports fan-out of ≥10 LVTTL loads or ≥20 LVCMOS inputs at 3.3 V, reducing need for buffer stages |
| Near-zero static current | Reduces system quiescent power by >95% versus older 74HC-series equivalents, critical for always-on subsystems |
| Latchup immunity >100 mA | Guarantees fault tolerance during transient overvoltage or hot-swap events in industrial backplanes |
| Pb-free, RoHS-compliant | Meets global environmental regulations and reflow profile requirements for lead-free assembly (J-STD-020 MSL Level 1) |
Applications
| Industrial PLC I/O Expansion | FPGA Configuration Glue Logic |
|---|---|
Use Scenario: Adding discrete input debouncing and OR/NOR combining logic between field sensors and a main PLC controller. IC Role / Device Role / Timing Role: Quad NOR gate performing active-low sensor signal aggregation and noise-filtered interrupt generation. Use Value: Eliminates need for discrete resistor-capacitor networks and reduces BOM count by consolidating four independent NOR functions in one TSSOP-14 footprint. |
Use Scenario: Implementing reset synchronization, bus arbitration, or address decoding between FPGA I/O banks and external memory/peripherals. IC Role / Device Role / Timing Role: Level-shifting combinatorial logic block translating 3.3 V FPGA outputs to 5 V tolerant enable/control lines. Use Value: Provides sub-5 ns propagation delay and 5 V input tolerance to meet tight setup/hold timing margins without adding delay or complexity. |
| Automotive Body Control Module | Medical Diagnostic Instrument Interface |
Use Scenario: Interfacing 5 V legacy CAN transceiver status flags and switch inputs with a 3.3 V microcontroller in a BCM. IC Role / Device Role / Timing Role: Voltage-domain bridging element converting 5 V logic assertions into clean 3.3 V-compatible NOR outputs for MCU GPIOs. Use Value: Avoids dedicated level-shifters while maintaining AEC-Q100 qualified reliability (via MC74LCX02DTR2G-Q variant) and <10 µA sleep current. |
Use Scenario: Isolating and conditioning front-panel button presses and LED driver enable signals in portable diagnostic equipment. IC Role / Device Role / Timing Role: Low-power combinatorial logic gate enabling/disabling subsystems based on multi-button press patterns. Use Value: Delivers <10 µA quiescent current and >2000 V HBM ESD protection to meet IEC 60601-1 patient safety and EMC requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC02APWR | Lower VIH threshold (0.7×VCC min), no 5 V tolerance - requires external clamping for 5 V inputs | Best suited for pure 3.3 V systems; unsuitable for direct 5 V interface | Select when full 5 V input tolerance is unnecessary and cost optimization is primary |
| 74AUP1G02GW,125 | Single-gate SOT353 package, 0.8–3.6 V range, 1.8 ns delay @ 3.3 V - lacks quad integration and 5 V tolerance | Used for space-constrained point-of-use logic; requires four units for equivalent functionality | Select only when board area is critical and discrete gate placement is acceptable |
Compared with SN74LVC02APWR and 74AUP1G02GW,125, the MC74LCX02DTR2G uniquely combines quad integration, 5 V-tolerant inputs, and sub-5 ns delay at 5 V - making it the only drop-in solution for mixed-voltage industrial control where pin count, interface simplicity, and timing integrity are jointly constrained.
Availability
MC74LCX02DTR2G is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, FPGA configuration glue logic, automotive body control modules, medical diagnostic instrument interfaces, and mixed-voltage digital subsystem design requiring stable component supply and long-term lifecycle support.
Supply support for MC74LCX02DTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud computing, and medical applications.
The MC74LCX02DTR2G belongs to the LCX low-voltage logic family, designed specifically for high-speed, low-power, mixed-voltage digital interfacing in space- and power-constrained embedded systems.
FAQ
What is the maximum input voltage the MC74LCX02DTR2G can safely accept?
The MC74LCX02DTR2G supports DC input voltages from −0.5 V to +6.5 V per the Absolute Maximum Ratings table. Its 5 V-tolerant inputs allow safe connection to 5 V TTL outputs without external protection, making MC74LCX02DTR2G ideal for bridging legacy and modern logic families in mixed-voltage designs.
Does the MC74LCX02DTR2G support true tri-state operation?
No, the MC74LCX02DTR2G does not feature internal tri-state control. Its outputs are push-pull CMOS with defined HIGH/LOW states only. Tri-state behavior must be implemented externally using additional logic or transmission gates - a key distinction from bus-oriented buffers like the 74LCX244.
What is the typical propagation delay of the MC74LCX02DTR2G at 3.3 V supply?
At VCC = 3.0–3.6 V and TA = −40 °C to +125 °C, the MC74LCX02DTR2G guarantees a maximum propagation delay (tPLH/tPHL) of 5.5 ns. This value is measured under standard load conditions (CL = 50 pF, RL = 500 Ω) and confirms MC74LCX02DTR2G's suitability for high-speed digital control paths.
Can unused inputs on the MC74LCX02DTR2G be left floating?
No - the datasheet explicitly states "For ICC reasons, DO NOT FLOAT Inputs." All unused inputs on the MC74LCX02DTR2G must be tied to a valid logic level (VCC or GND) to prevent excessive supply current, oscillation, or undefined output states that could compromise system reliability.
Is the MC74LCX02DTR2G RoHS compliant and lead-free?
Yes, the MC74LCX02DTR2G is Pb-free, halogen-free/BFR-free, and fully RoHS compliant per the manufacturer's documentation. The "G" suffix in the part number denotes the Pb-free package, and the device meets J-STD-020 moisture sensitivity Level 1 for standard reflow processing.
MC74LCX02DTR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74LCX
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- NOR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 3.6V
- Current - Quiescent (Max):
- 10 µA
- Current - Output High, Low:
- 24mA, 24mA
- Input Logic Level - Low:
- 0.7V ~ 0.8V
- Input Logic Level - High:
- 1.7V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 5.5ns @ 3.3V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
MC74LCX02DTR2G FAQ
1.How can I place an order for MC74LCX02DTR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74LCX02DTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74LCX02DTR2G reliable?
The price and inventory of MC74LCX02DTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74LCX02DTR2G is usually 5 days.
3.What payment methods are accepted for MC74LCX02DTR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74LCX02DTR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74LCX02DTR2G?
MC74LCX02DTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74LCX02DTR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74LCX02DTR2G?
For technical support, including MC74LCX02DTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74LCX02DTR2G requirements.
6.How does Aetrix verify that MC74LCX02DTR2G is sourced from the original manufacturer or authorized distributors?
All MC74LCX02DTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74LCX02DTR2G meets industry standards.
7.What is the process for return or replacement of MC74LCX02DTR2G?
All MC74LCX02DTR2G units undergo pre-shipment inspection (PSI). If there is an issue with MC74LCX02DTR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74LCX02DTR2G part is unused and in its original packaging.
Return procedure for MC74LCX02DTR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74LCX02DTR2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

