Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74LCX06DT

Name: MC74LCX06DT
Brand: onsemi
SKU: MC74LCX06DT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74LCX06DT

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: MC74LCX06DT.pdf

Description:: IC INVERTER 6CH 1-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,473

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74LCX06DT from onsemi is a low-voltage CMOS hex inverter with open-drain outputs and 5 V-tolerant inputs, operating from 1.65 V to 5.5 V supply. It delivers 24 mA sink capability at 3.0 V, features near-zero static supply current (10 µA), and supports wired-OR/wired-AND logic functions in industrial bus interface and level-shifting applications.

For engineers reviewing the MC74LCX06DT datasheet, pinout, applications, or equivalent options, key selection factors include its open-drain output architecture, 5.5 V input tolerance across all V_CC ranges, propagation delay ≤3.2 ns at 5 V, and TSSOP-14 package compatibility with high-density PCB layouts.

Technical Context

The MC74LCX06DT implements six independent inverting buffers with open-drain outputs, enabling external pull-up configuration for voltage-level translation between mixed-supply domains. Its input structure tolerates up to 5.5 V regardless of V_CC, supporting interoperability with legacy 5 V TTL and LVTTL systems while powered from 1.65–3.3 V rails.

Each inverter stage exhibits rail-to-rail input thresholds (VIH = 0.65×V_CC min at 1.65–1.95 V; VIL = 0.30×V_CC max at 4.5–5.5 V) and maintains sub-4 ns propagation delay across temperature (−40 °C to +125 °C) and supply (1.65–5.5 V) ranges, verified under loaded switching conditions (CL = 50 pF).

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - Enables single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains.
Input Voltage Tolerance	−0.5 V to +6.5 V - Allows safe interfacing with 5 V drivers without level shifters.
Output Sink Current	24 mA @ 3.0 V - Supports direct driving of LEDs, MOSFET gates, or bus lines with standard pull-ups.
Propagation Delay	≤3.2 ns @ 4.5–5.5 V - Meets high-speed timing budgets in clock distribution and data strobing.
Static Supply Current	10 µA max - Minimizes quiescent power in battery-backed or always-on subsystems.
ESD Rating	HBM >2000 V - Provides robust handling during board assembly and field service.
Operating Temperature	−40 °C to +125 °C - Qualified for extended industrial and automotive under-hood environments.

Pinout & Package

TSSOP-14 (Case 948G) package with 0.65 mm pitch, 5.0 mm × 4.4 mm body, and exposed pad not present. RoHS-compliant, Pb-free, moisture sensitivity level 1.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 12, 10, 8	A0–A5 (Inputs)	Active-low logic inputs; high-impedance TTL-compatible structure reduces loading on upstream drivers.
2, 4, 6, 13, 11, 9	O0–O5 (Outputs)	Open-drain outputs requiring external pull-up; enable wired-OR logic and mixed-voltage interfacing.
7	GND	Ground reference for all logic and power paths; must be low-inductance connection for noise immunity.
14	V_CC	Primary supply rail; decoupling capacitor (0.1 µF ceramic) required within 5 mm of pin for stable operation.

Key Features

Feature	Design Value
5 V-tolerant inputs	Supports direct connection to 5 V microcontrollers or FPGAs while powered from 1.8 V or 3.3 V rails - eliminates external level translators.
Open-drain outputs	Enable bidirectional bus arbitration, I²C-style communication, and flexible voltage-setting via external pull-up resistors.
24 mA sink capability	Drives standard LEDs, optocouplers, or logic inputs without buffer amplification - reduces BOM count.
Sub-4 ns propagation delay	Maintains signal integrity in high-frequency clock inversion and data path conditioning up to 100 MHz.
Latchup immunity >100 mA	Guarantees robust operation under transient overvoltage or ESD events without destructive latchup.

Applications

I²C Bus Level Translation	Industrial Sensor Interface
Use Scenario: Translating 3.3 V microcontroller I²C signals to 5 V sensor modules with shared SDA/SCL lines. IC Role / Device Role / Timing Role: Open-drain inverters configured as active-low bus drivers with external 4.7 kΩ pull-ups to 5 V. Use Value: Eliminates dedicated level translators; preserves I²C timing compliance due to <3.2 ns delay and low capacitive loading (C_IN = 7 pF).	Use Scenario: Conditioning digital alarm outputs from 5 V analog sensors into 1.8 V FPGA interrupt inputs. IC Role / Device Role / Timing Role: Inverting and level-shifting active-HIGH sensor alerts to active-LOW FPGA interrupts using 1.8 V V_CC. Use Value: Input tolerance to 5.5 V allows direct sensor connection; 10 µA ICC enables always-on monitoring without battery drain.
LED Driver Interface	Wired-OR Power Sequencing
Use Scenario: Driving multiple indicator LEDs from a 3.3 V MCU GPIO with common-anode configuration. IC Role / Device Role / Timing Role: Six independent open-drain inverters sinking LED current through individual 220 Ω resistors to 5 V rail. Use Value: 24 mA per output supports full-brightness LEDs; no external transistors required.	Use Scenario: Combining reset signals from three independent power rails into a single system reset line. IC Role / Device Role / Timing Role: Wired-OR logic using open-drain outputs tied to common pull-up; any LOW input forces system reset. Use Value: Eliminates discrete diodes or logic gates; ensures deterministic reset assertion with sub-4 ns response.

I²C Bus Level Translation

Industrial Sensor Interface

Use Scenario: Translating 3.3 V microcontroller I²C signals to 5 V sensor modules with shared SDA/SCL lines.

IC Role / Device Role / Timing Role: Open-drain inverters configured as active-low bus drivers with external 4.7 kΩ pull-ups to 5 V.

Use Value: Eliminates dedicated level translators; preserves I²C timing compliance due to <3.2 ns delay and low capacitive loading (C_IN = 7 pF).

Use Scenario: Conditioning digital alarm outputs from 5 V analog sensors into 1.8 V FPGA interrupt inputs.

IC Role / Device Role / Timing Role: Inverting and level-shifting active-HIGH sensor alerts to active-LOW FPGA interrupts using 1.8 V V_CC.

Use Value: Input tolerance to 5.5 V allows direct sensor connection; 10 µA ICC enables always-on monitoring without battery drain.

LED Driver Interface

Wired-OR Power Sequencing

Use Scenario: Driving multiple indicator LEDs from a 3.3 V MCU GPIO with common-anode configuration.

IC Role / Device Role / Timing Role: Six independent open-drain inverters sinking LED current through individual 220 Ω resistors to 5 V rail.

Use Value: 24 mA per output supports full-brightness LEDs; no external transistors required.

Use Scenario: Combining reset signals from three independent power rails into a single system reset line.

IC Role / Device Role / Timing Role: Wired-OR logic using open-drain outputs tied to common pull-up; any LOW input forces system reset.

Use Value: Eliminates discrete diodes or logic gates; ensures deterministic reset assertion with sub-4 ns response.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex inverter with open-drain applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC06APWR	Lower VIH/VIL thresholds (0.7×V_CC/0.3×V_CC across full range); 32 mA sink @ 3.3 V; no 5 V tolerance above V_CC.	Requires external clamping for 5 V input sources; better suited for pure 3.3 V systems with higher drive needs.	Select when operating exclusively at 3.3 V and needing stronger sink current; avoid if interfacing with 5 V peripherals.
74AHC06PW,118	Higher V_CC range (2–5.5 V); 8 mA sink @ 3.3 V; 5 V tolerant only up to V_CC + 0.5 V (not 5.5 V absolute).	Not suitable for 1.65–2.5 V operation or direct 5 V input driving; optimized for 5 V logic families.	Prefer for legacy 5 V designs where low-voltage operation is unnecessary; verify input voltage limits before use with 5 V drivers.

Compared with SN74LVC06APWR and 74AHC06PW,118, the MC74LCX06DT uniquely supports 1.65 V operation while maintaining full 5.5 V input tolerance - making it the only option for mixed-voltage systems spanning 1.8 V controllers and 5 V peripherals without additional protection circuitry.

Availability

MC74LCX06DT is available at Aetrix Electronics and suitable for industrial sensor interfaces, I²C bus translation, LED driver circuits, and wired-OR power sequencing requiring stable component supply and long-term lifecycle support.

Supply support for MC74LCX06DT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and IoT applications.

The MC74LCX06DT belongs to the LCX low-voltage CMOS logic family, designed specifically for mixed-supply system interfacing where voltage translation, low power, and high noise immunity are critical in space-constrained industrial and portable equipment.

FAQ

What is the maximum input voltage rating for MC74LCX06DT?

The MC74LCX06DT supports DC input voltages from −0.5 V to +6.5 V, independent of V_CC. This 5.5 V absolute maximum rating allows safe connection to 5 V logic sources even when powered from 1.65 V or 1.8 V rails - a key differentiator versus standard LVC devices.

Can MC74LCX06DT operate at 1.65 V supply while driving a 5 V pull-up?

Yes. The MC74LCX06DT is fully specified down to 1.65 V V_CC and maintains 5.5 V input tolerance. When used with a 5 V pull-up resistor on its open-drain output, it safely sinks current without damage and provides clean logic-level translation - confirmed by datasheet test conditions at V_CC = 1.65 V and VI = 5.5 V.

Does MC74LCX06DT require external pull-up resistors on its outputs?

Yes. All six outputs of the MC74LCX06DT are open-drain and must be externally pulled up to define HIGH logic levels. Typical values range from 1 kΩ (for speed-critical 5 V buses) to 10 kΩ (for low-power 3.3 V interfaces); the choice directly affects rise time and power consumption.

What is the propagation delay of MC74LCX06DT at 3.3 V supply?

At V_CC = 3.0–3.6 V and TA = −40 °C to +125 °C, the MC74LCX06DT has a maximum propagation delay (t_PLZ/t_PZL) of 3.7 ns. This value is measured under loaded conditions (CL = 50 pF) and guarantees timing performance in real-world PCB environments.

Is MC74LCX06DT pin-compatible with other hex inverters like MC74LCX04?

No. The MC74LCX06DT has open-drain outputs and uses a different pinout (A0/O0/A1/O1/…/V_CC/GND) than the push-pull MC74LCX04 (A0/Y0/A1/Y1/…/V_CC/GND). Substituting them requires PCB layout changes and external pull-up addition - they are functionally distinct, not drop-in replacements.

MC74LCX06DT Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LCX

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: Open Drain

Voltage - Supply:: 2V ~ 3.6V

Current - Quiescent (Max):: 10 µA

Current - Output High, Low:: -, 24mA

Input Logic Level - Low:: 0.7V ~ 0.8V

Input Logic Level - High:: 1.7V ~ 2V

Max Propagation Delay @ V, Max CL:: 3.7ns @ 3.3V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

MC74LCX06DT FAQ

1.How can I place an order for MC74LCX06DT through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74LCX06DT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74LCX06DT reliable?

The price and inventory of MC74LCX06DT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74LCX06DT is usually 5 days.

3.What payment methods are accepted for MC74LCX06DT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74LCX06DT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74LCX06DT?

MC74LCX06DT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74LCX06DT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74LCX06DT?

For technical support, including MC74LCX06DT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74LCX06DT requirements.

6.How does Aetrix verify that MC74LCX06DT is sourced from the original manufacturer or authorized distributors?

All MC74LCX06DT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74LCX06DT meets industry standards.

7.What is the process for return or replacement of MC74LCX06DT?

All MC74LCX06DT units undergo pre-shipment inspection (PSI). If there is an issue with MC74LCX06DT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74LCX06DT part is unused and in its original packaging.

Return procedure for MC74LCX06DT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…