Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74LCX06DTR2

Name: MC74LCX06DTR2
Brand: onsemi
SKU: MC74LCX06DTR2
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74LCX06DTR2

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: MC74LCX06DTR2.pdf

Description:: IC INVERTER 6CH 1-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,767

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74LCX06DTR2 from onsemi is a low-voltage CMOS hex inverter with six independent open-drain outputs, operating from 1.65 V to 5.5 V supply and featuring 5.0 V–tolerant inputs. It delivers 24 mA sink capability at 3.0 V, supports wired-OR/AND logic functions, and exhibits near-zero static supply current (10 µA), making it suitable for level-shifting and bus interface applications in mixed-voltage systems.

For engineers reviewing the MC74LCX06DTR2 datasheet, pinout, applications, or equivalent options, key selection considerations include open-drain output configuration, 5 V input tolerance across full VCC range, propagation delay ≤3.2 ns at 5 V, and compatibility with LVTTL/LVCMOS logic families in industrial and embedded control designs.

Technical Context

The MC74LCX06DTR2 implements six identical inverting buffers with high-impedance TTL-compatible inputs and open-drain NMOS outputs. Its VIH/VIL thresholds scale with VCC (e.g., VIH = 0.7×VCC at 4.5–5.5 V), enabling robust interfacing between 1.8 V, 2.5 V, 3.3 V, and 5 V domains without external level shifters.

Each output supports active-low OR and active-high AND via external pull-up, with guaranteed VOL ≤0.55 V at IOL = 24 mA and VCC = 3.0 V. The device maintains latchup immunity >100 mA and ESD robustness >2000 V HBM, meeting industrial reliability requirements.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	1.65 V to 5.5 V - Enables single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic systems.
Input Voltage Tolerance	Up to 5.5 V - Allows safe connection to legacy 5 V drivers without clamping diodes or voltage dividers.
Output Sink Current	24 mA @ 3.0 V - Sufficient to drive standard LED indicators or pull down 5 V buses with typical 10 kΩ pull-ups.
Propagation Delay	≤3.2 ns @ VCC = 4.5–5.5 V - Supports high-speed bus arbitration and timing-critical enable/disable signaling.
Static Supply Current	10 µA max - Minimizes quiescent power in always-on subsystems such as wake-up logic or status monitoring.
Input Leakage	±5.0 µA max - Ensures stable logic levels even with high-impedance source drivers or long PCB traces.
ESD Rating	2000 V HBM - Meets industrial handling and board-level ESD immunity requirements per JEDEC JESD22-A114.

Pinout & Package

TSSOP-14 (Case 948G) package with 0.65 mm pitch, 5.0 mm × 4.4 mm body, and exposed pad not present. RoHS-compliant, Pb-free, moisture sensitivity level 1.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 12, 10, 8	A0–A5 (Inputs)	Active-HIGH logic inputs; internally high-impedance TTL-compatible with 5 V tolerance.
2, 4, 6, 13, 11, 9	O0–O5 (Outputs)	Open-drain NMOS outputs; require external pull-up for HIGH state; support wired-logic functions.
7	GND	Ground reference for all inputs, outputs, and internal circuitry; must be low-impedance return path.
14	VCC	Primary power supply rail; decoupling capacitor (0.1 µF) required within 5 mm of this pin.

Key Features

Feature	Design Value
5 V–tolerant inputs	Enables direct interfacing with 5 V microcontrollers or FPGAs while powered from 1.8 V or 3.3 V rails.
Open-drain outputs	Allows flexible output voltage setting via external pull-up (e.g., 3.3 V, 5 V, or 12 V), supporting multi-voltage bus sharing.
Wired-OR/AND capability	Eliminates need for discrete logic gates in interrupt merging, reset combining, or status flag aggregation circuits.
Ultra-low ICC	Reduces system standby power by >95% compared to standard TTL inverters, critical for battery-backed applications.
Latchup immunity >100 mA	Ensures robust operation during transient overvoltage events or hot-plug scenarios in industrial backplanes.

Applications

Industrial Bus Interface	LED Driver Logic
Use Scenario: Interfacing 3.3 V microcontroller GPIOs to a 5 V RS-485 transceiver enable line requiring active-low assertion. IC Role / Device Role / Timing Role: Level-shifting inverter providing 5 V–tolerant input and open-drain output tied to 5 V pull-up for clean enable control. Use Value: Eliminates discrete MOSFET or resistor-divider level shifters while maintaining <3.2 ns propagation delay for timing-critical bus activation.	Use Scenario: Driving multiple status LEDs from a 1.8 V FPGA bank where each LED requires 5 V anode supply and active-low cathode control. IC Role / Device Role / Timing Role: Open-drain inverter acting as logic-level translator and current sink, with external 5 V pull-up defining LED forward voltage. Use Value: Delivers 24 mA sink per channel at 1.8 V VCC, enabling direct LED drive without additional transistor stages or voltage boosters.
Reset Signal Aggregation	I²C Bus Pull-up Control
Use Scenario: Combining multiple system reset sources (power monitor, watchdog, manual button) into a single active-low reset line for an SoC. IC Role / Device Role / Timing Role: Wired-OR gate formed by paralleling open-drain outputs; any input LOW forces output LOW. Use Value: Provides glitch-free reset arbitration with no propagation skew between channels, leveraging inherent open-drain behavior.	Use Scenario: Enabling/disabling I²C bus pull-ups dynamically to reduce leakage during sleep mode in portable devices. IC Role / Device Role / Timing Role: Inverter controlling PMOS switch that connects/disconnects 3.3 V pull-ups from SDA/SCL lines. Use Value: Achieves <10 µA total system leakage in sleep state using near-zero ICC and controlled pull-up isolation.

Industrial Bus Interface

LED Driver Logic

Use Scenario: Interfacing 3.3 V microcontroller GPIOs to a 5 V RS-485 transceiver enable line requiring active-low assertion.

IC Role / Device Role / Timing Role: Level-shifting inverter providing 5 V–tolerant input and open-drain output tied to 5 V pull-up for clean enable control.

Use Value: Eliminates discrete MOSFET or resistor-divider level shifters while maintaining <3.2 ns propagation delay for timing-critical bus activation.

Use Scenario: Driving multiple status LEDs from a 1.8 V FPGA bank where each LED requires 5 V anode supply and active-low cathode control.

IC Role / Device Role / Timing Role: Open-drain inverter acting as logic-level translator and current sink, with external 5 V pull-up defining LED forward voltage.

Use Value: Delivers 24 mA sink per channel at 1.8 V VCC, enabling direct LED drive without additional transistor stages or voltage boosters.

Reset Signal Aggregation

I²C Bus Pull-up Control

Use Scenario: Combining multiple system reset sources (power monitor, watchdog, manual button) into a single active-low reset line for an SoC.

IC Role / Device Role / Timing Role: Wired-OR gate formed by paralleling open-drain outputs; any input LOW forces output LOW.

Use Value: Provides glitch-free reset arbitration with no propagation skew between channels, leveraging inherent open-drain behavior.

Use Scenario: Enabling/disabling I²C bus pull-ups dynamically to reduce leakage during sleep mode in portable devices.

IC Role / Device Role / Timing Role: Inverter controlling PMOS switch that connects/disconnects 3.3 V pull-ups from SDA/SCL lines.

Use Value: Achieves <10 µA total system leakage in sleep state using near-zero ICC and controlled pull-up isolation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex inverter with open-drain applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC06APWR	Lower max VCC (3.6 V); no 5 V input tolerance; 32 mA sink @ 3.3 V.	Restricted to ≤3.3 V systems; cannot interface directly with 5 V logic without external protection.	Select when operating exclusively in 3.3 V domains and higher sink current is needed.
74AHC06PW,118	Higher VCC range (2–5.5 V); 5 V tolerant only up to 6.0 V absolute max; 8 mA sink @ 3.3 V.	Less robust 5 V interface margin; lower drive strength limits LED/bus loading capability.	Choose for cost-sensitive consumer applications where 5 V tolerance is marginal and drive demand is light.

Compared with SN74LVC06APWR and 74AHC06PW,118, the MC74LCX06DTR2 uniquely combines full 5 V input tolerance across its entire 1.65–5.5 V supply range, 24 mA sink capability, and ultra-low 10 µA ICC-making it the only option qualified for mixed-voltage industrial control where both robust level shifting and minimal standby power are mandatory.

Availability

MC74LCX06DTR2 is available at Aetrix Electronics and suitable for industrial bus interface, LED driver logic, reset signal aggregation, and I²C bus pull-up control requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.

Supply support for MC74LCX06DTR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and logic solutions for automotive, industrial, and cloud infrastructure markets.

The MC74LCX06DTR2 belongs to the LCX low-voltage logic family, designed specifically for mixed-signal systems requiring seamless interoperability between legacy 5 V and modern sub-3.3 V logic domains while minimizing power and board space.

FAQ

What is the maximum input voltage the MC74LCX06DTR2 can safely accept?

The MC74LCX06DTR2 supports DC input voltages up to 5.5 V regardless of VCC level, enabling direct connection to 5 V signal sources even when powered from 1.65 V or 1.8 V supplies. This 5 V tolerance is guaranteed across the full operating temperature range (−40 °C to +125 °C) and does not require external clamping components. The specification is validated per the Absolute Maximum Ratings table in the official onsemi datasheet.

Can the MC74LCX06DTR2 drive standard LEDs directly?

Yes, the MC74LCX06DTR2 can drive standard LEDs directly when configured with an appropriate external pull-up. At VCC = 3.0 V, it guarantees 24 mA sink current with VOL ≤0.55 V, sufficient for common 20 mA LEDs. For 5 V anode supplies, connect the LED anode to 5 V and cathode to an MC74LCX06DTR2 output pin; the device sinks current while maintaining logic integrity and thermal safety.

Does the MC74LCX06DTR2 support wired-OR functionality?

Yes, the MC74LCX06DTR2's open-drain outputs inherently support wired-OR logic. When multiple outputs are tied together with a shared pull-up resistor, the combined node goes LOW if any output is actively sinking current-enabling hardware-level interrupt merging, reset combining, or fault signaling without additional gates. This behavior is explicitly documented in the "Features" section and verified in the logic diagram (Figure 2).

What is the typical propagation delay of the MC74LCX06DTR2 at 3.3 V supply?

At VCC = 3.3 V and TA = +25 °C, the MC74LCX06DTR2 exhibits a typical propagation delay of 3.7 ns (tPLZ/tPZL), as specified in the AC Electrical Characteristics table. Over the full industrial temperature range (−40 °C to +125 °C), the maximum delay remains ≤3.7 ns under recommended operating conditions, ensuring predictable timing in real-time control loops and synchronous bus interfaces.

Is the MC74LCX06DTR2 pin-compatible with other hex inverters like the 74HC06?

No, the MC74LCX06DTR2 is not pin-compatible with 74HC06. While both are hex inverters in 14-pin packages, the MC74LCX06DTR2 uses a TSSOP-14 footprint (Case 948G) with specific pin assignments (e.g., VCC on pin 14, GND on pin 7), whereas 74HC06 typically uses SOIC-14 (Case 751A) with different pinout ordering. Direct replacement requires PCB layout revision and verification of electrical compatibility, especially regarding open-drain vs. push-pull output structure.

MC74LCX06DTR2 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LCX

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: Open Drain

Voltage - Supply:: 2V ~ 3.6V

Current - Quiescent (Max):: 10 µA

Current - Output High, Low:: -, 24mA

Input Logic Level - Low:: 0.7V ~ 0.8V

Input Logic Level - High:: 1.7V ~ 2V

Max Propagation Delay @ V, Max CL:: 3.7ns @ 3.3V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

MC74LCX06DTR2 FAQ

1.How can I place an order for MC74LCX06DTR2 through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74LCX06DTR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74LCX06DTR2 reliable?

The price and inventory of MC74LCX06DTR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74LCX06DTR2 is usually 5 days.

3.What payment methods are accepted for MC74LCX06DTR2?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74LCX06DTR2 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74LCX06DTR2?

MC74LCX06DTR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74LCX06DTR2 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74LCX06DTR2?

For technical support, including MC74LCX06DTR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74LCX06DTR2 requirements.

6.How does Aetrix verify that MC74LCX06DTR2 is sourced from the original manufacturer or authorized distributors?

All MC74LCX06DTR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74LCX06DTR2 meets industry standards.

7.What is the process for return or replacement of MC74LCX06DTR2?

All MC74LCX06DTR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC74LCX06DTR2, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74LCX06DTR2 part is unused and in its original packaging.

Return procedure for MC74LCX06DTR2:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…