Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74LCX32DT

Name: MC74LCX32DT
Brand: onsemi
SKU: MC74LCX32DT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74LCX32DT

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: MC74LCX32DT.pdf

Description:: IC GATE OR 4CH 2-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,602

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74LCX32DT from onsemi is a low-voltage CMOS quad 2-input OR gate operating from 1.65 V to 5.5 V, featuring 5.0 V-tolerant inputs, 24 mA balanced output drive at 3.0 V, and near-zero static supply current (10 µA). It serves as a level-shifting logic buffer in mixed-voltage digital systems such as automotive body control modules and industrial PLC I/O interfaces.

For engineers reviewing the MC74LCX32DT datasheet, pinout, applications, or equivalent options, key selection criteria include its 5 V-tolerant input capability, TSSOP-14 package footprint, −40 °C to +125 °C automotive-grade temperature range, and AEC-Q100 qualification for safety-critical embedded logic functions.

Technical Context

The MC74LCX32DT implements four independent OR gates with TTL-compatible inputs and LVCMOS/LVTTL-compatible outputs. Its input structure supports safe interfacing with legacy 5 V logic while operating from sub-2 V supplies, enabling voltage translation without external level shifters.

Each gate exhibits matched propagation delays (4.0 ns max at 4.5–5.5 V), low dynamic switching noise (VOLP ≤ 0.8 V at 3.3 V), and robust ESD protection (>2000 V HBM). The device uses standard CMOS process technology with latchup immunity exceeding 100 mA.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.65 V to 5.5 V - Enables operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains.
Input Voltage Tolerance	−0.5 V to +6.5 V - Allows direct connection to 5 V TTL outputs without clamping diodes or resistors.
Output Drive Strength	±24 mA at VCC = 3.0 V - Sufficient to drive multiple LVTTL loads or short PCB traces without buffering.
Propagation Delay	4.0 ns max at VCC = 4.5–5.5 V - Supports >100 MHz toggle rates in high-speed combinatorial paths.
Quiescent Supply Current	10 µA max - Minimizes standby power in battery-backed or energy-sensitive applications.
Operating Temperature	−40 °C to +125 °C - Qualified per AEC-Q100 Grade 1 for under-hood automotive electronics.
ESD Rating	Human Body Model >2000 V - Reduces risk of field failure during handling and assembly.

Pinout & Package

TSSOP-14 (Case 948G) package: 4.9 mm × 4.4 mm × 1.2 mm profile, 0.65 mm pitch, Pb-free and RoHS compliant.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	A0, A1, A2, A3	First input of each OR gate - Accepts 5 V-tolerant logic signals regardless of VCC.
2, 5, 12, 9	B0, B1, B2, B3	Second input of each OR gate - Electrically identical to A pins; no functional distinction.
3, 6, 11, 8	O0, O1, O2, O3	OR gate outputs - Provide rail-to-rail CMOS swing with 24 mA sink/source capability.
7	GND	Ground reference - Must be connected to system ground plane for stable noise margin and EMI control.
14	VCC	Power supply - Decoupling capacitor (0.1 µF ceramic) required within 5 mm of this pin.

Key Features

Feature	Design Value
5 V-tolerant inputs	Enables seamless interface between 3.3 V/2.5 V microcontrollers and legacy 5 V peripheral logic without external components.
24 mA balanced output drive	Drives up to 10 LVTTL loads or 5 CMOS loads directly, eliminating need for fanout buffers in compact designs.
10 µA quiescent current	Reduces system-level standby power by >95% compared to standard 74HC-series OR gates.
AEC-Q100 qualified (−Q suffix)	Validated for automotive applications including door modules, lighting controllers, and sensor signal conditioning.
Latchup immunity >100 mA	Prevents destructive latchup events during transient overvoltage or hot-swap conditions in industrial environments.

Applications

Automotive Body Control Unit	Industrial PLC Digital Input Module
Use Scenario: Combining door lock status, window position, and mirror fold signals into a single wake-up interrupt line for low-power MCU sleep mode entry. IC Role / Device Role / Timing Role: Logic OR combiner aggregating multiple asynchronous sensor inputs into one active-high enable signal. Use Value: Eliminates need for discrete diode-OR networks or software polling, reducing BOM count and firmware complexity while maintaining <4 ns timing skew across all four channels.	Use Scenario: Detecting any of eight field sensor faults (e.g., open-wire, short-to-ground) and asserting a centralized "system fault" flag to the PLC CPU. IC Role / Device Role / Timing Role: Fault aggregation logic block performing real-time hardware-level OR of individual channel error flags. Use Value: Provides deterministic <4.0 ns worst-case response time versus software-based polling, ensuring compliance with SIL-2 functional safety timing requirements.
Medical Infusion Pump UI Logic	Smart Energy Meter Communication Interface
Use Scenario: Merging keypad press, button hold timeout, and emergency stop activation into a unified "user action pending" signal for the pump's safety controller. IC Role / Device Role / Timing Role: Safety-critical combinatorial logic element in the pump's hardware interlock chain. Use Value: Delivers AEC-Q100 Grade 1 reliability and <10 µA static current to meet IEC 60601-1 leakage and battery life requirements.	Use Scenario: OR-ing RS-485 transceiver fault flags (overtemperature, short-circuit, undervoltage) with PLC communication watchdog timeout to trigger automatic failover to backup modem path. IC Role / Device Role / Timing Role: Hardware-level fault coordination unit bridging isolated communication subsystems. Use Value: Ensures <100 ns inter-gate skew across all four OR functions, preserving deterministic timing for EN 13757-3 metrology data integrity.

Automotive Body Control Unit

Industrial PLC Digital Input Module

Use Scenario: Combining door lock status, window position, and mirror fold signals into a single wake-up interrupt line for low-power MCU sleep mode entry.

IC Role / Device Role / Timing Role: Logic OR combiner aggregating multiple asynchronous sensor inputs into one active-high enable signal.

Use Value: Eliminates need for discrete diode-OR networks or software polling, reducing BOM count and firmware complexity while maintaining <4 ns timing skew across all four channels.

Use Scenario: Detecting any of eight field sensor faults (e.g., open-wire, short-to-ground) and asserting a centralized "system fault" flag to the PLC CPU.

IC Role / Device Role / Timing Role: Fault aggregation logic block performing real-time hardware-level OR of individual channel error flags.

Use Value: Provides deterministic <4.0 ns worst-case response time versus software-based polling, ensuring compliance with SIL-2 functional safety timing requirements.

Medical Infusion Pump UI Logic

Smart Energy Meter Communication Interface

Use Scenario: Merging keypad press, button hold timeout, and emergency stop activation into a unified "user action pending" signal for the pump's safety controller.

IC Role / Device Role / Timing Role: Safety-critical combinatorial logic element in the pump's hardware interlock chain.

Use Value: Delivers AEC-Q100 Grade 1 reliability and <10 µA static current to meet IEC 60601-1 leakage and battery life requirements.

Use Scenario: OR-ing RS-485 transceiver fault flags (overtemperature, short-circuit, undervoltage) with PLC communication watchdog timeout to trigger automatic failover to backup modem path.

IC Role / Device Role / Timing Role: Hardware-level fault coordination unit bridging isolated communication subsystems.

Use Value: Ensures <100 ns inter-gate skew across all four OR functions, preserving deterministic timing for EN 13757-3 metrology data integrity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 2-input OR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC32APWR	Wider VCC range (1.65–5.5 V), same 5 V-tolerant inputs, but only rated to +85 °C ambient and not AEC-Q100 qualified.	Suitable for commercial-grade industrial controls but not automotive under-hood use.	Select SN74LVC32APWR when cost sensitivity outweighs extended temperature or automotive qualification needs.
74AUP1G32GW,125	Ultra-low power (0.9 µA ICC), smaller SC-70-6 package, single OR gate only - requires four units for quad functionality.	Preferred for space-constrained portable medical devices where board area is more critical than part count.	Choose 74AUP1G32GW,125 only when minimizing PCB footprint justifies increased assembly complexity and routing overhead.

Compared with SN74LVC32APWR and 74AUP1G32GW,125, the MC74LCX32DT uniquely delivers AEC-Q100 qualification, guaranteed 125 °C operation, and quad integration in a single TSSOP-14 footprint - making it the only option meeting full automotive body electronics design-in requirements without derating or redundancy.

Availability

MC74LCX32DT is available at Aetrix Electronics and suitable for automotive body control units, industrial PLC I/O modules, medical infusion pump UI logic, and smart energy meter communication interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for MC74LCX32DT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The MC74LCX32DT belongs to onsemi's LCX family of low-voltage, 5 V-tolerant logic ICs designed specifically for mixed-supply system interfacing in automotive and industrial environments where reliability and voltage translation are critical.

FAQ

What is the maximum supply voltage rating for the MC74LCX32DT?

The MC74LCX32DT has an absolute maximum DC supply voltage (VCC) rating of +6.5 V, though recommended operation is limited to 1.65 V to 5.5 V. Exceeding 5.5 V may compromise parametric performance and long-term reliability, even if within absolute maximum limits. Always refer to the Recommended Operating Conditions table in the official onsemi datasheet for MC74LCX32DT to ensure proper biasing.

Does the MC74LCX32DT support true 5 V logic level translation?

Yes, the MC74LCX32DT supports true 5 V logic level translation via its 5.0 V-tolerant inputs - inputs accept VI up to +6.5 V (including 5 V TTL signals) while operating from as low as 1.65 V VCC. This enables direct connection between 5 V peripherals and sub-3 V microcontrollers without external level shifters, confirmed by the VI specification and application notes in the MC74LCX32DT datasheet.

Is the MC74LCX32DT pin-compatible with standard 74HC32 or 74LS32 devices?

No, the MC74LCX32DT is not pin-compatible with 74HC32 or 74LS32. While all are quad 2-input OR gates, the MC74LCX32DT uses a different pinout: inputs and outputs are interleaved (e.g., A0/B0/O0 on pins 1/2/3), whereas 74HC32 places all inputs first then outputs. Substituting without layout revision will cause functional failure. Always verify pin mapping using Figure 1 in the MC74LCX32DT datasheet.

What is the thermal resistance (θJA) of the MC74LCX32DT in its TSSOP-14 package?

The MC74LCX32DT in TSSOP-14 (Case 948G) has a junction-to-ambient thermal resistance (θJA) of 150 °C/W under standard JEDEC test conditions (JESD51-7, 2-oz copper, 76 mm × 114 mm board). This value assumes no additional copper pour or thermal vias; actual θJA improves significantly with proper PCB thermal design, such as internal ground/power planes and thermal vias under the exposed pad (if present).

Can unused inputs on the MC74LCX32DT be left floating?

No, unused inputs on the MC74LCX32DT must never be left floating. The datasheet explicitly states "For ICC reasons, DO NOT FLOAT Inputs" and recommends tying all unused inputs to either GND or VCC. Floating inputs increase quiescent current, induce oscillation due to noise coupling, and may cause excessive power dissipation or logic malfunction - especially critical in automotive and industrial applications where EMC robustness is required.

MC74LCX32DT Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LCX

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: OR Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 3.6V

Current - Quiescent (Max):: 10 µA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.7V ~ 0.8V

Input Logic Level - High:: 1.7V ~ 2V

Max Propagation Delay @ V, Max CL:: 5.5ns @ 3.3V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

MC74LCX32DT FAQ

1.How can I place an order for MC74LCX32DT through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74LCX32DT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74LCX32DT reliable?

The price and inventory of MC74LCX32DT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74LCX32DT is usually 5 days.

3.What payment methods are accepted for MC74LCX32DT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74LCX32DT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74LCX32DT?

MC74LCX32DT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74LCX32DT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74LCX32DT?

For technical support, including MC74LCX32DT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74LCX32DT requirements.

6.How does Aetrix verify that MC74LCX32DT is sourced from the original manufacturer or authorized distributors?

All MC74LCX32DT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74LCX32DT meets industry standards.

7.What is the process for return or replacement of MC74LCX32DT?

All MC74LCX32DT units undergo pre-shipment inspection (PSI). If there is an issue with MC74LCX32DT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74LCX32DT part is unused and in its original packaging.

Return procedure for MC74LCX32DT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…