Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74LCX86DTR2

Name: MC74LCX86DTR2
Brand: onsemi
SKU: MC74LCX86DTR2
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74LCX86DTR2

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: MC74LCX86DTR2.pdf

Description:: IC GATE XOR 4CH 2-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,996

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74LCX86DTR2 from onsemi is a low-voltage CMOS quad 2-input XOR gate operating from 1.65 V to 5.5 V, featuring 5 V-tolerant inputs, 24 mA balanced output drive at 3.0 V, near-zero static supply current (10 µA), and TSSOP-14 packaging. It enables logic-level translation between 3.3 V and 5 V systems in digital interface circuits.

For engineers reviewing the MC74LCX86DTR2 datasheet, pinout, applications, or equivalent options, key selection considerations include input voltage tolerance, propagation delay (4.5 ns max at 5 V), output drive capability, thermal resistance (150 °C/W), and Pb-free TSSOP-14 package compatibility with high-density PCB layouts.

Technical Context

The MC74LCX86DTR2 implements four independent XOR logic functions using advanced low-voltage CMOS process technology. Its 5.5 V absolute maximum input voltage rating allows safe interfacing with legacy 5 V TTL outputs while operating from a 1.65–5.5 V supply.

Each gate exhibits matched propagation delays (tPLH/tPHL ≤ 4.5 ns at VCC = 4.5–5.5 V) and low output skew (≤1.0 ns between outputs at 3.0–3.6 V), supporting synchronized multi-bit logic operations in timing-critical paths such as parity generation and error detection circuits.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	1.65 V to 5.5 V - supports mixed-voltage system integration and battery-powered operation down to 1.65 V.
Input Voltage Tolerance	−0.5 V to +6.5 V - enables direct connection to 5 V logic without level shifters.
Propagation Delay	4.5 ns max at 4.5–5.5 V - ensures fast signal integrity in high-speed digital control paths.
Output Drive	±24 mA at 3.0 V - drives multiple LVTTL/LVCMOS loads without external buffers.
Quiescent Current	10 µA max - minimizes standby power in portable and always-on embedded systems.
ESD Rating	HBM >2000 V - provides robust handling during board assembly and field service.
Operating Temp	−40 °C to +125 °C - qualified for industrial and automotive under-hood environments.

Pinout & Package

TSSOP-14 (Case 948G) package: 4.9 mm × 4.4 mm × 1.2 mm body, 0.65 mm pitch, lead-free, RoHS compliant.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 5, 10, 12, 13	Data Input (A0–A3, B0–B3)	High-impedance TTL-compatible inputs accepting 0–5.5 V signals regardless of VCC.
3, 6, 11, 8	Logic Output (O0–O3)	Push-pull outputs with symmetrical ±24 mA drive at 3.0 V; rail-to-rail swing.
7	GND	Ground reference for all logic and power domains; must be low-impedance.
14	VCC	Primary supply rail (1.65–5.5 V); decoupling capacitor required within 1 cm.

Key Features

Feature	Design Value
5 V-tolerant inputs	Enables seamless interoperation with 5 V microcontrollers and legacy peripherals without level-shifting circuitry.
Balanced ±24 mA output drive	Supports fan-out of ≥10 LVTTL loads or ≥20 LVCMOS loads at 3.0 V, reducing buffer count.
Near-zero static ICC (10 µA)	Reduces system-level quiescent power by >95% versus standard LS-TTL equivalents.
Latchup immunity >100 mA	Guarantees robust operation under transient overvoltage or ESD-induced stress conditions.
Pb-free, RoHS-compliant	Meets global environmental compliance requirements for industrial and consumer electronics manufacturing.

Applications

Parity Generation	Error Detection
Use Scenario: Real-time parity bit calculation across 4-bit data buses in memory controllers and UART interfaces. IC Role / Device Role / Timing Role: Quad XOR gate performing bitwise exclusive-OR across parallel data lanes with sub-5 ns propagation. Use Value: Enables single-cycle parity generation without pipeline stalls, meeting tight timing budgets in high-throughput serial protocols.	Use Scenario: Detecting bit-flip errors in SRAM-based FPGA configuration memory or safety-critical sensor data streams. IC Role / Device Role / Timing Role: XOR-based syndrome generator comparing stored vs. read-back checksum bits. Use Value: Delivers deterministic error flag assertion within 4.5 ns, enabling immediate fault containment in functional safety architectures.
Signal Inversion Control	Phase Comparison
Use Scenario: Selective inversion of differential clock or data pairs in programmable logic I/O banks. IC Role / Device Role / Timing Role: Configurable XOR gate acting as polarity-select switch for bidirectional signaling lines. Use Value: Eliminates need for dedicated inverters or multiplexers, saving board space and routing complexity in compact FPGA carrier designs.	Use Scenario: Comparing phase alignment between two clock domains in jitter measurement instruments or PLL lock detectors. IC Role / Device Role / Timing Role: XOR gate producing pulse-width-modulated output proportional to phase difference. Use Value: Provides analog-like phase error signal with <1 ns timing resolution, supporting sub-milliradian accuracy in precision timing applications.

Parity Generation

Error Detection

Use Scenario: Real-time parity bit calculation across 4-bit data buses in memory controllers and UART interfaces.

IC Role / Device Role / Timing Role: Quad XOR gate performing bitwise exclusive-OR across parallel data lanes with sub-5 ns propagation.

Use Value: Enables single-cycle parity generation without pipeline stalls, meeting tight timing budgets in high-throughput serial protocols.

Use Scenario: Detecting bit-flip errors in SRAM-based FPGA configuration memory or safety-critical sensor data streams.

IC Role / Device Role / Timing Role: XOR-based syndrome generator comparing stored vs. read-back checksum bits.

Use Value: Delivers deterministic error flag assertion within 4.5 ns, enabling immediate fault containment in functional safety architectures.

Signal Inversion Control

Phase Comparison

Use Scenario: Selective inversion of differential clock or data pairs in programmable logic I/O banks.

IC Role / Device Role / Timing Role: Configurable XOR gate acting as polarity-select switch for bidirectional signaling lines.

Use Value: Eliminates need for dedicated inverters or multiplexers, saving board space and routing complexity in compact FPGA carrier designs.

Use Scenario: Comparing phase alignment between two clock domains in jitter measurement instruments or PLL lock detectors.

IC Role / Device Role / Timing Role: XOR gate producing pulse-width-modulated output proportional to phase difference.

Use Value: Provides analog-like phase error signal with <1 ns timing resolution, supporting sub-milliradian accuracy in precision timing applications.

Equivalent & Alternatives

The following parts are listed as comparable options for similar XOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC86APWR	Lower max VCC (3.6 V), no 5 V input tolerance; 32 mA drive at 3.3 V.	Requires external level shifting when interfacing with 5 V sources.	Preferred for pure 3.3 V systems where cost and footprint are prioritized over 5 V compatibility.
74AHC86PW,118	Wider VCC range (2–5.5 V), but only 5.5 V tolerant up to 6.5 V with derated reliability; 8 mA drive at 3.3 V.	Higher propagation delay (7.5 ns typical) limits use in >100 MHz timing paths.	Suitable for general-purpose logic where speed and drive strength are secondary to broad voltage flexibility.

Compared with SN74LVC86APWR and 74AHC86PW,118, the MC74LCX86DTR2 uniquely combines 5 V input tolerance, 4.5 ns propagation delay, and ±24 mA drive in a Pb-free TSSOP-14 package-making it optimal for mixed-voltage, high-speed parity and phase comparison circuits requiring guaranteed interoperability with legacy 5 V logic.

Availability

MC74LCX86DTR2 is available at Aetrix Electronics and suitable for industrial automation interfaces, automotive infotainment bus arbitration, and medical device data integrity verification requiring stable component supply across extended temperature ranges.

Supply support for MC74LCX86DTR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, high-performance silicon solutions for automotive, industrial, cloud, medical, and IoT applications.

The MC74LCX86DTR2 belongs to the LCX family of low-voltage CMOS logic devices engineered for mixed-signal system interfacing, emphasizing voltage translation, low power, and robust noise immunity in space-constrained designs.

FAQ

What is the absolute maximum input voltage rating for MC74LCX86DTR2?

The MC74LCX86DTR2 has an absolute maximum DC input voltage rating of −0.5 V to +6.5 V, independent of VCC. This allows safe connection to 5 V logic outputs even when powered from 1.65 V, eliminating the need for external level shifters in mixed-voltage systems. The specification is validated per JEDEC JESD78 and confirmed in the "Maximum Ratings" table on page 3 of the official datasheet.

Does MC74LCX86DTR2 support operation at 1.8 V supply voltage?

Yes, MC74LCX86DTR2 is fully specified for operation at 1.65 V to 5.5 V, including 1.8 V. At 1.8 V, it delivers VIH = 1.17 V (0.65 × VCC), VIL = 0.63 V (0.35 × VCC), and tPLH/tPHL ≤ 12.0 ns, meeting LVTTL and LVCMOS thresholds. These parameters are explicitly listed in the "DC Electrical Characteristics" and "AC Electrical Characteristics" tables on pages 4–5 of the datasheet.

What is the thermal resistance (θJA) of MC74LCX86DTR2 in its TSSOP-14 package?

The MC74LCX86DTR2 in TSSOP-14 (Case 948G) has a junction-to-ambient thermal resistance (θJA) of 150 °C/W, measured per JESD51-7 on a standard FR4 board with 76 mm × 114 mm, 2-ounce copper. This value is documented in the "Maximum Ratings" table on page 3 and directly impacts maximum allowable power dissipation (833 mW at 125 °C ambient).

Can unused inputs on MC74LCX86DTR2 be left floating?

No, unused inputs on MC74LCX86DTR2 must be tied to a defined logic level-either VCC or GND-to prevent metastability, excessive current draw, and potential latchup. The datasheet explicitly states this requirement in the "Recommended Operating Conditions" footnote on page 3. Leaving inputs unconnected violates the device's DC input leakage specification (±5.0 µA) and risks unpredictable output behavior.

Is MC74LCX86DTR2 pin-compatible with SOIC-14 versions of the same logic function?

No, MC74LCX86DTR2 (TSSOP-14) is not pin-compatible with SOIC-14 variants like MC74LCX86DR2G-the pin numbering and physical layout differ despite identical logic functionality and terminal definitions. While both packages share the same 14-pin count and signal mapping (e.g., Pin 1 = A0, Pin 2 = B0), the TSSOP-14 has tighter pitch (0.65 mm vs. 1.27 mm) and different mechanical dimensions, requiring separate PCB footprints and rework procedures.

MC74LCX86DTR2 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LCX

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: XOR (Exclusive OR)

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 3.6V

Current - Quiescent (Max):: 10 µA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 6.5ns @ 3.3V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

MC74LCX86DTR2 FAQ

1.How can I place an order for MC74LCX86DTR2 through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74LCX86DTR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74LCX86DTR2 reliable?

The price and inventory of MC74LCX86DTR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74LCX86DTR2 is usually 5 days.

3.What payment methods are accepted for MC74LCX86DTR2?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74LCX86DTR2 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74LCX86DTR2?

MC74LCX86DTR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74LCX86DTR2 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74LCX86DTR2?

For technical support, including MC74LCX86DTR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74LCX86DTR2 requirements.

6.How does Aetrix verify that MC74LCX86DTR2 is sourced from the original manufacturer or authorized distributors?

All MC74LCX86DTR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74LCX86DTR2 meets industry standards.

7.What is the process for return or replacement of MC74LCX86DTR2?

All MC74LCX86DTR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC74LCX86DTR2, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74LCX86DTR2 part is unused and in its original packaging.

Return procedure for MC74LCX86DTR2:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…