onsemi MC74LVX132DTG
- Part No.:
- MC74LVX132DTG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MC74LVX132DTG.pdf
- Description:
- IC GATE NAND 4CH 2-INP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,123
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74LVX132DTG from onsemi is a quad 2-input NAND Schmitt trigger IC in TSSOP-14 package, designed for noise-immune digital signal conditioning in mixed-voltage systems. It operates from 2.0 V to 3.6 V, delivers 5.8 ns typical propagation delay at 3.3 V, tolerates input voltages up to 6.5 V, and provides hysteresis of 0.30–1.60 V depending on supply. It is used in industrial sensor interface circuits where slow-rising or noisy signals require clean logic-level conversion.
For engineers reviewing the MC74LVX132DTG datasheet, pinout, applications, or equivalent options, this page provides verified functional identity, validated pin mapping, confirmed Schmitt-trigger thresholds (VT+ = 1.15–2.60 V, VT− = 0.30–1.90 V), real-world noise immunity metrics (VOLP ≤ 0.5 V), and two documented alternative parts with precise technical and application differences.
Technical Context
The MC74LVX132DTG implements four independent Schmitt-trigger NAND gates using silicon gate CMOS technology. Each gate features asymmetric input hysteresis (ΔVT = VH = 0.30–1.60 V) to reject noise on slow-transitioning signals, and internal buffering ensures high noise immunity and stable output drive.
Its inputs are overvoltage tolerant up to 6.5 V, enabling direct interfacing between 3.0 V logic domains and legacy 5.0 V systems without level shifters. The device supports operation from −40 °C to +125 °C and exhibits latchup immunity exceeding ±300 mA per IEC/JEDEC standards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input NAND with Schmitt-trigger inputs - enables reliable switching on slow or noisy waveforms |
| VCC Range | 2.0 V to 3.6 V - compatible with modern low-voltage microcontroller I/O domains |
| tPD (Typ) | 5.8 ns at VCC = 3.3 V, CL = 15 pF - supports >100 MHz toggle rates in clean signal paths |
| Input Hysteresis (VH) | 0.30–1.60 V - rejects noise spikes up to ±0.8 V on input transitions |
| VIH/VIL Thresholds | VT+ = 1.15–2.60 V, VT− = 0.30–1.90 V - defines guaranteed switching windows across voltage/temperature |
| Input Voltage Tolerance | −0.5 V to +6.5 V - allows safe connection to 5 V sources without external clamping |
| Output Drive | ±4 mA at VOL/VOH - sufficient to drive standard CMOS loads and small capacitive buses |
Pinout & Package
TSSOP-14 (Case 948G), 4.9 mm × 4.4 mm × 1.2 mm body, 0.65 mm pitch, Pb-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A1 | Input of Gate 1 - Schmitt-triggered NAND input with hysteresis |
| 2 | B1 | Input of Gate 1 - second Schmitt-triggered NAND input |
| 3 | Y1 | Output of Gate 1 - active-low NAND result, buffered for noise immunity |
| 4 | A2 | Input of Gate 2 - independent Schmitt-trigger input |
| 5 | B2 | Input of Gate 2 - second independent Schmitt-trigger input |
| 6 | Y2 | Output of Gate 2 - isolated NAND output, no crosstalk coupling |
| 7 | GND | Ground reference - all internal logic and output stages referenced to this pin |
| 8 | Y3 | Output of Gate 3 - third independent NAND output |
| 9 | A3 | Input of Gate 3 - Schmitt-trigger input, electrically identical to A1/A2 |
| 10 | B3 | Input of Gate 3 - second Schmitt-trigger input for Gate 3 |
| 11 | Y4 | Output of Gate 4 - fourth independent NAND output |
| 12 | A4 | Input of Gate 4 - Schmitt-trigger input, fully decoupled from other gates |
| 13 | B4 | Input of Gate 4 - second Schmitt-trigger input for Gate 4 |
| 14 | VCC | Positive supply - powers all four gates; must be bypassed locally with 0.1 µF ceramic |
Key Features
| Feature | Design Value |
|---|---|
| High-speed Schmitt NAND | 5.8 ns typical propagation delay at 3.3 V enables timing-critical edge detection |
| Wide input voltage tolerance | Supports 0–6.5 V input range - eliminates need for external level translators when interfacing 5 V sensors |
| Low dynamic noise | VOLP ≤ 0.5 V ensures minimal ground bounce during simultaneous switching |
| Robust ESD protection | Human Body Model > 2000 V - withstands handling in non-ESD-controlled environments |
| Latchup immunity | Exceeds ±300 mA - prevents destructive latchup under transient overvoltage conditions |
Applications
| Industrial Sensor Interface | Motor Control Feedback |
|---|---|
Use Scenario: Converting slow-rising analog comparator outputs or mechanical switch bounce into clean digital logic levels in PLC I/O modules. IC Role / Device Role / Timing Role: Schmitt-trigger NAND gate providing hysteresis-based noise rejection and logic inversion before MCU sampling. Use Value: Eliminates need for external RC filters or software debouncing, reducing BOM count and firmware complexity. | Use Scenario: Conditioning hall-effect sensor outputs in BLDC motor controllers where PWM noise corrupts position feedback signals. IC Role / Device Role / Timing Role: Input signal conditioner that cleans noisy square-wave encoder or commutation signals prior to gate driver logic. Use Value: Prevents false commutation events caused by EMI-induced glitches, improving motor stability and efficiency. |
| Automotive Body Control | Power Supply Sequencing |
Use Scenario: Debouncing door latch or seat position switch signals in automotive body control units operating across temperature extremes. IC Role / Device Role / Timing Role: Quad NAND Schmitt buffer converting mechanical contact closures into glitch-free MCU interrupt inputs. Use Value: Guarantees reliable switch detection from −40 °C to +125 °C without calibration or temperature compensation. | Use Scenario: Generating synchronized power-on reset pulses for multi-rail FPGA or SoC power domains with different startup delays. IC Role / Device Role / Timing Role: NAND-based combinational logic element generating enable/disable strobes with controlled hysteresis margins. Use Value: Ensures monotonic, noise-immune sequencing even under brown-out or ripple conditions on auxiliary rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schmitt-trigger NAND applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC132APWR | Same 2.0–3.6 V VCC range; lower hysteresis (0.2 V typ); 4.5 ns tPD at 3.3 V; SOIC/TSSOP-14 | Optimized for higher speed in noise-controlled PCB layouts; less robust against >0.5 V noise spikes | Select when propagation delay <5 ns is required and board-level noise is tightly managed |
| 74AHC132PW,118 | Wider VCC range (2.0–5.5 V); higher drive (±8 mA); 5.0 ns tPD; same TSSOP-14 footprint | Supports direct 5 V system integration; higher current capability suits driving longer traces or multiple loads | Select when interfacing with 5 V peripherals or driving >10 pF net capacitance without buffers |
Compared with SN74LVC132APWR and 74AHC132PW,118, the MC74LVX132DTG offers superior hysteresis margin (up to 1.6 V) and proven 6.5 V input tolerance - making it preferred for harsh industrial environments where signal integrity cannot be guaranteed by layout alone.
Availability
MC74LVX132DTG is available at Aetrix Electronics and suitable for industrial sensor interface, motor control feedback, and automotive body control applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MC74LVX132DTG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The MC74LVX132DTG belongs to the LVX low-voltage CMOS logic family, engineered for mixed-signal interfacing in space-constrained, noise-prone embedded systems where voltage translation and signal integrity are critical.
FAQ
What is the maximum input voltage rating for MC74LVX132DTG?
The MC74LVX132DTG supports DC input voltages from −0.5 V to +6.5 V, independent of VCC. This overvoltage tolerance allows direct connection to 5.0 V signal sources while operating from a 3.3 V supply - eliminating external level-shifting components in mixed-voltage designs. The specification is validated per Absolute Maximum Ratings table in the official onsemi datasheet.
Does MC74LVX132DTG support operation at 2.5 V supply?
Yes, MC74LVX132DTG is fully specified for operation at 2.0 V to 3.6 V, including 2.5 V. At VCC = 2.5 V, the typical propagation delay increases to ~8.3 ns (CL = 15 pF), VT+ is 1.31 V, and VT− is 0.64 V - all guaranteed across −40 °C to +125 °C per Recommended Operating Conditions and DC Electrical Characteristics tables.
What is the hysteresis voltage (VH) of MC74LVX132DTG at 3.3 V supply?
At VCC = 3.3 V, the MC74LVX132DTG exhibits a typical hysteresis voltage (VH) of 0.76 V, calculated as VT+ (1.82 V) minus VT− (1.06 V). The datasheet specifies VH ranging from 0.30 V (min) to 1.50 V (max) across temperature and process variation - ensuring consistent noise rejection in real-world industrial deployments.
Is MC74LVX132DTG pin-compatible with standard 74LVX00 logic devices?
Yes, MC74LVX132DTG has identical pin configuration and function to MC74LVX00, but with Schmitt-trigger inputs instead of standard CMOS inputs. Pin 1 (A1), Pin 2 (B1), Pin 3 (Y1), etc., match exactly - allowing drop-in replacement where hysteresis is needed without PCB redesign. This compatibility is explicitly stated in the datasheet's first paragraph and confirmed in Figure 1 and PIN ASSIGNMENT.
What package type is used for MC74LVX132DTG?
MC74LVX132DTG uses the TSSOP-14 (Thin Shrink Small Outline Package) with case number 948G, measuring 4.9 mm × 4.4 mm × 1.2 mm and featuring 0.65 mm lead pitch. It is Pb-free and RoHS compliant, with marking "LVX132" and date code per onsemi's generic marking diagram on page 6 of the datasheet.
MC74LVX132DTG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74LVX
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- NAND Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 3.6V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 4mA, 4mA
- Input Logic Level - Low:
- 0.3V ~ 1V
- Input Logic Level - High:
- 1.6V ~ 2.6V
- Max Propagation Delay @ V, Max CL:
- 15.4ns @ 3.3V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
MC74LVX132DTG FAQ
1.How can I place an order for MC74LVX132DTG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74LVX132DTG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74LVX132DTG reliable?
The price and inventory of MC74LVX132DTG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74LVX132DTG is usually 5 days.
3.What payment methods are accepted for MC74LVX132DTG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74LVX132DTG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74LVX132DTG?
MC74LVX132DTG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74LVX132DTG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74LVX132DTG?
For technical support, including MC74LVX132DTG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74LVX132DTG requirements.
6.How does Aetrix verify that MC74LVX132DTG is sourced from the original manufacturer or authorized distributors?
All MC74LVX132DTG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74LVX132DTG meets industry standards.
7.What is the process for return or replacement of MC74LVX132DTG?
All MC74LVX132DTG units undergo pre-shipment inspection (PSI). If there is an issue with MC74LVX132DTG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74LVX132DTG part is unused and in its original packaging.
Return procedure for MC74LVX132DTG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74LVX132DTG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

