Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74LVX32DR2

Name: MC74LVX32DR2
Brand: onsemi
SKU: MC74LVX32DR2
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74LVX32DR2

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: MC74LVX32DR2.pdf

Description:: IC GATE OR 4CH 2-INP 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,007

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74LVX32DR2 from onsemi is a quad 2-input OR gate IC designed for level-shifting logic interfacing between 3.0 V and 5.0 V systems, featuring 5 V-tolerant inputs (up to 6.5 V), 4.4 ns typical propagation delay at 3.3 V, ±25 mA output drive, and operation across −40°C to +85°C. It serves as a high-speed, low-noise combinational logic building block in mixed-voltage digital control subsystems.

For engineers reviewing the MC74LVX32DR2 datasheet, pinout, applications, or equivalent options, key selection criteria include input voltage tolerance, propagation delay consistency across all four gates, output drive capability under 3.3 V supply, noise immunity (VOLP ≤ 0.5 V), and SOIC-14 NB package compatibility with legacy 5 V logic footprints.

Technical Context

The MC74LVX32DR2 implements four independent CMOS OR gates in a single monolithic die, each with fully buffered inputs and outputs. Its 5 V-tolerant input structure uses native oxide gate protection, enabling direct connection to 5.0 V signals without external resistors while operating from a 2.0–3.6 V VCC supply.

All gates share identical AC and DC electrical characteristics: balanced tPLH/tPHL delays (≤11.5 ns max at 3.3 V/50 pF), matched output skew (≤1.5 ns), and rail-to-rail output swing (VOH ≥ 2.48 V, VOL ≤ 0.44 V at 4 mA load) - ensuring deterministic timing in synchronous logic paths.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.0 V to 3.6 V - Enables direct integration into 3.3 V digital systems without level translators.
Input Voltage Tolerance	−0.5 V to +6.5 V - Supports hot-plug and mixed-voltage I/O with 5 V peripherals without damage.
tPD (Typ)	4.4 ns at VCC = 3.3 V, CL = 15 pF - Delivers sub-5 ns gate delay for high-throughput combinatorial logic.
IOUT (Max)	±25 mA per output - Drives standard TTL loads or multiple CMOS inputs without buffering.
VOLP (Max)	0.5 V at VCC = 3.3 V - Limits ground bounce and crosstalk in dense PCB layouts.
Operating Temp	−40°C to +85°C - Qualified for industrial-grade embedded control and automotive body electronics.
ESD HBM	>2000 V - Provides robust handling margin during board assembly and field service.

Pinout & Package

MC74LVX32DR2 is packaged in a 14-lead SOIC-14 NB (Case 751A), with 1.27 mm pitch, 8.75 mm × 3.90 mm body, and Pb-free RoHS-compliant construction.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	A0, A1, A2, A3 (Input A)	First input of each OR gate; 5 V-tolerant, supports VIH up to 2.4 V at 3.3 V VCC.
2, 5, 12, 9	B0, B1, B2, B3 (Input B)	Second input of each OR gate; identical electrical specs to A inputs.
3, 6, 11, 8	O0, O1, O2, O3 (Output)	OR result (An + Bn); rail-to-rail CMOS output capable of sourcing/sinking 25 mA.
7	GND	Ground reference for all logic and power domains; must be low-impedance return path.
14	VCC	Primary power supply (2.0–3.6 V); decoupling capacitor required within 1 cm of this pin.

Key Features

Feature	Design Value
5 V-Tolerant Inputs	Accepts 0–5.5 V input signals while powered from 3.3 V - eliminates external level shifters in mixed-voltage designs.
Low Propagation Skew	≤1.5 ns max output-to-output skew ensures synchronized switching across all four gates for timing-critical paths.
Power-Down Input Protection	Inputs remain high-impedance and non-latching when VCC = 0 V - prevents back-driving and bus contention.
Low Dynamic Noise	VOLP ≤ 0.5 V limits simultaneous switching noise (SSN), improving signal integrity in high-density logic arrays.
Pb-Free & RoHS Compliant	Meets EU Directive 2011/65/EU and JEDEC J-STD-020 reflow profile - suitable for lead-free manufacturing.

Applications

Industrial PLC I/O Expansion	Automotive Body Control Module
Use Scenario: Aggregating status signals from multiple 5 V sensors (e.g., door switches, seatbelt latches) into a 3.3 V microcontroller input. IC Role / Device Role / Timing Role: Level-translating OR gate performing wired-OR signal consolidation with deterministic setup/hold timing. Use Value: Eliminates discrete resistor-based level shifters and reduces BOM count by 4× versus individual gate solutions.	Use Scenario: Combining fault flags from four independent CAN transceiver power monitors before triggering system reset. IC Role / Device Role / Timing Role: Fault-aggregation logic element with guaranteed sub-12 ns response time across temperature. Use Value: Ensures fail-safe reaction within 100 ns of any monitored rail failure, meeting ISO 16750-2 transient immunity requirements.
Medical Infusion Pump UI Logic	POS Terminal Keypad Interface
Use Scenario: OR-ing keypress interrupts from four separate membrane keypad rows into a single MCU interrupt line. IC Role / Device Role / Timing Role: Low-noise combinatorial gate minimizing false triggers in EMI-sensitive medical environments. Use Value: VOLP ≤ 0.5 V prevents spurious edge generation on shared interrupt lines, reducing firmware debounce overhead.	Use Scenario: Merging scan-line enable signals from dual 7-segment display drivers operating at different voltage rails. IC Role / Device Role / Timing Role: Voltage-domain bridging element synchronizing display refresh timing across 3.3 V and 5 V subsystems. Use Value: 4.4 ns typical delay enables tight synchronization (<10 ns jitter) between display segments for flicker-free rendering.

Industrial PLC I/O Expansion

Automotive Body Control Module

Use Scenario: Aggregating status signals from multiple 5 V sensors (e.g., door switches, seatbelt latches) into a 3.3 V microcontroller input.

IC Role / Device Role / Timing Role: Level-translating OR gate performing wired-OR signal consolidation with deterministic setup/hold timing.

Use Value: Eliminates discrete resistor-based level shifters and reduces BOM count by 4× versus individual gate solutions.

Use Scenario: Combining fault flags from four independent CAN transceiver power monitors before triggering system reset.

IC Role / Device Role / Timing Role: Fault-aggregation logic element with guaranteed sub-12 ns response time across temperature.

Use Value: Ensures fail-safe reaction within 100 ns of any monitored rail failure, meeting ISO 16750-2 transient immunity requirements.

Medical Infusion Pump UI Logic

POS Terminal Keypad Interface

Use Scenario: OR-ing keypress interrupts from four separate membrane keypad rows into a single MCU interrupt line.

IC Role / Device Role / Timing Role: Low-noise combinatorial gate minimizing false triggers in EMI-sensitive medical environments.

Use Value: VOLP ≤ 0.5 V prevents spurious edge generation on shared interrupt lines, reducing firmware debounce overhead.

Use Scenario: Merging scan-line enable signals from dual 7-segment display drivers operating at different voltage rails.

IC Role / Device Role / Timing Role: Voltage-domain bridging element synchronizing display refresh timing across 3.3 V and 5 V subsystems.

Use Value: 4.4 ns typical delay enables tight synchronization (<10 ns jitter) between display segments for flicker-free rendering.

Equivalent & Alternatives

The following parts are listed as comparable options for similar OR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC32APWR	Wider VCC range (1.65–5.5 V); no 5 V-tolerant inputs - requires external clamping for 5 V inputs.	Best suited for single-rail 3.3 V or 5 V systems; not recommended for mixed-voltage interfacing.	Select when operating exclusively at 3.3 V or 5 V and lower quiescent current (ICC = 1 µA) is critical.
74AHC02D,118	Push-pull outputs only; VIH min = 3.5 V at 5 V VCC - incompatible with 3.3 V logic thresholds.	Requires level translation for 3.3 V MCU interfaces; higher drive strength (±8 mA) but slower tPD (7.5 ns).	Choose for pure 5 V systems needing higher noise margins and lower propagation delay variation over voltage.

Compared with SN74LVC32APWR and 74AHC02D,118, the MC74LVX32DR2 uniquely supports direct 5 V input interfacing from a 3.3 V supply - simplifying mixed-voltage designs where other alternatives require additional components or layout changes.

Availability

MC74LVX32DR2 is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, medical device UIs, and point-of-sale terminal designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for MC74LVX32DR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and medical applications.

The MC74LVX32DR2 belongs to the LVX low-voltage logic family, engineered for seamless voltage-domain interoperability in next-generation mixed-signal embedded systems.

FAQ

What is the maximum input voltage rating for MC74LVX32DR2?

The MC74LVX32DR2 supports DC input voltages from −0.5 V to +6.5 V, independent of VCC. This 5 V-tolerant feature allows direct connection to 5.0 V signal sources while operating from a 3.3 V supply - eliminating external level-shifting components in mixed-voltage designs. The specification is validated across the full operating temperature range (−40°C to +85°C).

Does MC74LVX32DR2 support power-down mode with floating inputs?

Yes, the MC74LVX32DR2 includes built-in power-down protection: when VCC = 0 V, all inputs present high impedance (>10 MΩ) and do not sink or source current, preventing back-driving of upstream devices or bus contention. This behavior is guaranteed per the datasheet's "Power Down Protection Provided on Inputs" feature and applies regardless of input voltage state.

What is the typical propagation delay of MC74LVX32DR2 at 3.3 V supply?

The MC74LVX32DR2 delivers a typical propagation delay (tPD) of 4.4 ns at VCC = 3.3 V with CL = 15 pF, as measured per the AC Electrical Characteristics table. This value is consistent across all four OR gates and remains within 11.5 ns maximum over temperature (−40°C to +85°C) and process variation - enabling precise timing budgeting in high-speed logic paths.

Is MC74LVX32DR2 pin-compatible with standard 74-series OR gates?

The MC74LVX32DR2 uses the industry-standard SOIC-14 pinout for quad 2-input OR gates (pin 1 = A0, pin 2 = B0, pin 3 = O0, etc.), matching the physical layout of 74HC32, 74LS32, and 74LVC32. However, its 5 V-tolerant inputs and 3.3 V optimized output drive differ electrically - ensuring mechanical compatibility but requiring verification of voltage interface requirements in legacy designs.

What package type is used for MC74LVX32DR2?

The MC74LVX32DR2 is supplied in a 14-lead SOIC-14 NB (Narrow Body) package, designated Case 751A-03, with 1.27 mm lead pitch, 8.75 mm × 3.90 mm body dimensions, and Pb-free/RoHS-compliant finish. This package is compatible with standard SOIC-14 footprints and reflow soldering profiles per J-STD-020.

MC74LVX32DR2 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LVX

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: OR Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 3.6V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 4mA, 4mA

Input Logic Level - Low:: 0.5V ~ 0.8V

Input Logic Level - High:: 1.5V ~ 2.4V

Max Propagation Delay @ V, Max CL:: 10.1ns @ 3.3V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

MC74LVX32DR2 FAQ

1.How can I place an order for MC74LVX32DR2 through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74LVX32DR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74LVX32DR2 reliable?

The price and inventory of MC74LVX32DR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74LVX32DR2 is usually 5 days.

3.What payment methods are accepted for MC74LVX32DR2?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74LVX32DR2 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74LVX32DR2?

MC74LVX32DR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74LVX32DR2 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74LVX32DR2?

For technical support, including MC74LVX32DR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74LVX32DR2 requirements.

6.How does Aetrix verify that MC74LVX32DR2 is sourced from the original manufacturer or authorized distributors?

All MC74LVX32DR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74LVX32DR2 meets industry standards.

7.What is the process for return or replacement of MC74LVX32DR2?

All MC74LVX32DR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC74LVX32DR2, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74LVX32DR2 part is unused and in its original packaging.

Return procedure for MC74LVX32DR2:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…