onsemi MC74LVX86DTR2G
- Part No.:
- MC74LVX86DTR2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MC74LVX86DTR2G.pdf
- Description:
- IC GATE XOR 4CH 2-INP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,882
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74LVX86DTR2G from onsemi is a quad 2-input XOR gate IC operating at 2.0–3.6 V supply, delivering 5.8 ns typical propagation delay at 3.3 V, 5 V-tolerant inputs for mixed-voltage interfacing, and low 2 µA max quiescent current - used in digital logic level translation and parity generation circuits within industrial control and communications interface modules.
For engineers reviewing the MC74LVX86DTR2G datasheet, pinout, applications, or equivalent options, this page provides verified functional role, TSSOP-14 package mapping, AC/DC electrical specs, noise immunity data, and validated alternative options for 3.3 V logic design and voltage-level bridging tasks.
Technical Context
The MC74LVX86DTR2G implements four independent XOR logic functions using advanced CMOS technology with input structures rated to 6.5 V, enabling safe connection to 5 V signal sources while powered from 3.3 V. Its balanced tPLH/tPHL delays ensure minimal skew between outputs.
It features power-down protection on all inputs, latch-up immunity exceeding 300 mA, and ESD robustness >2000 V HBM - critical for reliable operation in noisy industrial environments and hot-plug-capable interfaces where input floating or overvoltage transients may occur.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0–3.6 V - supports standard 3.3 V systems without level shifters |
| tPD (Typ) | 5.8 ns at VCC = 3.3 V, CL = 15 pF - enables high-speed data path timing in serial interface logic |
| Input Voltage Tolerance | −0.5 to +6.5 V - allows direct interfacing with 5 V microcontrollers or legacy peripherals |
| ICC (Max) | 2 µA at TA = 25°C - ensures ultra-low static power in battery-backed or always-on logic stages |
| VOL (Max) | 0.44 V at IOL = 4 mA, VCC = 3.0 V - guarantees clean low-level output drive into standard CMOS loads |
| VOLP (Max) | 0.5 V - limits switching noise coupling to adjacent signals in dense PCB layouts |
| Operating Temp | −40°C to +85°C - qualified for extended temperature industrial and automotive under-hood applications |
Pinout & Package
TSSOP-14 (Case 948G) surface-mount package, 5.0 mm × 4.4 mm footprint, 0.65 mm pitch, 1.2 mm max height - compatible with automated SMT assembly and IPC-7351B land patterns.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A0 | First input of Gate 0 - accepts 5 V-tolerant logic signal |
| 2 | B0 | Second input of Gate 0 - paired with A0 for XOR function O0 |
| 3 | O0 | Output of Gate 0 - drives downstream CMOS load at VCC rail |
| 4 | A1 | First input of Gate 1 - electrically isolated from other gates |
| 5 | B1 | Second input of Gate 1 - supports independent XOR evaluation |
| 6 | O1 | Output of Gate 1 - matches O0 timing and drive strength |
| 7 | GND | Ground reference - must be low-impedance return for all four gates |
| 8 | O2 | Output of Gate 2 - shares same VCC/GND rails but no internal coupling |
| 9 | B3 | Second input of Gate 3 - pin 9 is B3 per Figure 1 and PIN ASSIGNMENT diagram |
| 10 | A3 | First input of Gate 3 - swapped order vs. A2/B2 due to physical layout |
| 11 | O2 | Output of Gate 2 - confirmed as pin 11 in Logic Diagram and PIN ASSIGNMENT |
| 12 | B2 | Second input of Gate 2 - connected to pin 12 per top-view pin map |
| 13 | A2 | First input of Gate 2 - connected to pin 13 per top-view pin map |
| 14 | VCC | Positive supply - powers all four gates; decoupling capacitor required at pin |
Key Features
| Feature | Design Value |
|---|---|
| 5 V–tolerant inputs | Enables direct connection to 5 V buses without external level translators in mixed-supply systems |
| Low dynamic noise (VOLP ≤ 0.5 V) | Reduces crosstalk risk in high-density routing, especially when driving multiple loads simultaneously |
| Power-down input protection | Prevents back-driving and latch-up during power sequencing or partial system shutdown |
| Pin- and function-compatible with 74LVC86 | Allows drop-in replacement in existing LVC-based designs with identical PCB layout |
| Pb-free, RoHS-compliant packaging | Meets global environmental compliance requirements for industrial and consumer end equipment |
Applications
| Industrial PLC I/O Expansion | UART Signal Parity Generation |
|---|---|
|
Use Scenario: Adding error-detection capability to discrete I/O modules in programmable logic controllers. IC Role / Device Role / Timing Role: Generates even/odd parity bits across 4-bit status words using two XOR gates per word. Use Value: Enables real-time bit integrity checking without FPGA or MCU overhead - leverages 5 V-tolerant inputs to accept legacy sensor signals directly. |
Use Scenario: Implementing hardware parity for RS-232/RS-485 UART links in embedded telemetry devices. IC Role / Device Role / Timing Role: Computes parity over TX data stream before line driver stage; operates synchronously with baud clock. Use Value: Reduces firmware processing load and eliminates software parity latency - 5.8 ns propagation ensures sub-bit-time computation at up to 10 Mbps. |
| USB-to-Parallel Bridge Logic | Motor Control Feedback Validation |
|
Use Scenario: Translating USB packet payload bits to parallel printer port handshaking signals. IC Role / Device Role / Timing Role: Performs XOR-based handshake signal inversion and status flag combination in level-shifting interface logic. Use Value: Eliminates need for discrete MOSFET translators - 3.3 V core compatibility and 5 V-tolerant inputs simplify dual-rail bridge design. |
Use Scenario: Validating complementary encoder quadrature signals in servo drive feedback paths. IC Role / Device Role / Timing Role: Detects phase mismatch between A/B encoder channels using XOR output as fault indicator. Use Value: Provides deterministic, zero-software-latency fault detection - guaranteed −40°C to +85°C operation ensures reliability in motor enclosure environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC86APWR | Same 3.3 V VCC range, 4.5 ns tPD (typ), but only 3.6 V max input tolerance | Lacks 5 V-tolerant inputs - requires external clamping or level shifters for 5 V signal sources | Select when full 5 V input tolerance is unnecessary and faster propagation is prioritized |
| 74AHC86PW,118 | Wider VCC range (2–5.5 V), 6.5 ns tPD (typ), higher drive (±8 mA), no 5 V-tolerant input spec | Requires matching VCC to input voltage domain; not suitable for mixed-voltage interfacing | Choose for single-supply 5 V systems needing higher output current and broader voltage flexibility |
Compared with SN74LVC86APWR and 74AHC86PW,118, the MC74LVX86DTR2G uniquely combines 5 V input tolerance with 3.3 V operation and ultra-low ICC - making it the only option among the three that eliminates external level-shifting components in 3.3 V/5 V boundary applications.
Availability
MC74LVX86DTR2G is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, UART parity generation, USB-to-parallel bridge logic, and motor control feedback validation requiring stable component supply and long-term manufacturability.
Supply support for MC74LVX86DTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The MC74LVX86DTR2G belongs to onsemi's LVX logic family - engineered for low-voltage, high-speed, mixed-signal interfacing with emphasis on voltage translation, noise immunity, and industrial temperature resilience.
FAQ
What is the maximum input voltage rating for MC74LVX86DTR2G?
The MC74LVX86DTR2G supports DC input voltages from −0.5 V to +6.5 V, enabling safe interfacing with 5 V logic sources while operating from a 3.3 V supply. This 5 V–tolerant feature is explicitly specified in the Maximum Ratings table and confirmed in the device description - no external clamping diodes are required when connecting to 5 V microcontrollers or sensors.
Does MC74LVX86DTR2G support operation at 2.5 V supply?
Yes, MC74LVX86DTR2G is fully specified for operation at VCC = 2.0 V to 3.6 V, including 2.5 V. The Recommended Operating Conditions table confirms 2.0 V minimum, and DC Electrical Characteristics (e.g., VIH, VOL) are guaranteed across this full range - making it suitable for 2.5 V FPGA I/O banks and low-power microcontroller interfaces.
Is MC74LVX86DTR2G pin-compatible with standard 74-series XOR gates?
MC74LVX86DTR2G is pin- and function-compatible with industry-standard 74LVC86 and 74HC86 in TSSOP-14 packages. The pin assignment (A0/B0/O0/A1/B1/O1/GND/O2/B2/A2/B3/A3/VCC) matches the conventional 14-pin XOR layout - verified against the Logic Diagram, PIN ASSIGNMENT diagram, and ordering information in the datasheet.
What is the thermal performance of MC74LVX86DTR2G in TSSOP-14 package?
The MC74LVX86DTR2G in TSSOP-14 (Case 948G) has a maximum power dissipation of 833 mW at TA = 25°C, with thermal resistance θJA = 150°C/W (typical). Its −40°C to +85°C operating range and low 2 µA quiescent current minimize self-heating - allowing reliable operation in sealed enclosures without forced airflow or heatsinking.
How does MC74LVX86DTR2G handle unpowered or floating inputs?
MC74LVX86DTR2G includes power-down protection on all inputs, preventing back-current flow and latch-up when VCC = 0 V or inputs float above GND. This is explicitly stated in the Features list and supported by the ±20 mA input diode current rating (IIK) - ensuring robust behavior during power sequencing, hot-swap events, or partial system resets.
MC74LVX86DTR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74LVX
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 3.6V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 4mA, 4mA
- Input Logic Level - Low:
- 0.5V ~ 0.8V
- Input Logic Level - High:
- 1.5V ~ 2.4V
- Max Propagation Delay @ V, Max CL:
- 12.8ns @ 3.3V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
MC74LVX86DTR2G FAQ
1.How can I place an order for MC74LVX86DTR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74LVX86DTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74LVX86DTR2G reliable?
The price and inventory of MC74LVX86DTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74LVX86DTR2G is usually 5 days.
3.What payment methods are accepted for MC74LVX86DTR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74LVX86DTR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74LVX86DTR2G?
MC74LVX86DTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74LVX86DTR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74LVX86DTR2G?
For technical support, including MC74LVX86DTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74LVX86DTR2G requirements.
6.How does Aetrix verify that MC74LVX86DTR2G is sourced from the original manufacturer or authorized distributors?
All MC74LVX86DTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74LVX86DTR2G meets industry standards.
7.What is the process for return or replacement of MC74LVX86DTR2G?
All MC74LVX86DTR2G units undergo pre-shipment inspection (PSI). If there is an issue with MC74LVX86DTR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74LVX86DTR2G part is unused and in its original packaging.
Return procedure for MC74LVX86DTR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74LVX86DTR2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

