Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74LVX86MG

Name: MC74LVX86MG
Brand: onsemi
SKU: MC74LVX86MG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74LVX86MG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.209", 5.30mm Width)

Datasheet:: MC74LVX86MG.pdf

Description:: IC GATE XOR 4CH 2-INP SOEIAJ-14

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:28,940

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74LVX86MG from onsemi is a quad 2-input XOR gate IC designed for level-shifting logic interfacing between 3.0 V and 5.0 V systems. It features 5 V-tolerant inputs (up to 6.5 V), 3.3 V supply operation, 5.8 ns typical propagation delay, ±25 mA output drive, and Pb-free SOIC-14 packaging - deployed in digital signal routing, parity generation, and mixed-voltage bus arbitration.

For engineers reviewing the MC74LVX86MG datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, SOIC-14 terminal mapping, functional compatibility with standard logic families, noise performance data (VOLP ≤ 0.5 V), and real-world use cases in voltage-translating control logic.

Technical Context

The MC74LVX86MG implements four independent CMOS XOR gates with input clamping diodes enabling 5 V tolerance while operating from a 2.0–3.6 V VCC supply. Its balanced tPLH/tPHL delays ensure deterministic timing across all four channels under 15 pF load conditions.

Input protection includes power-down safe inputs and latchup immunity exceeding 300 mA. ESD robustness meets >2000 V HBM, and dynamic noise margins are specified with VOLP ≤ 0.5 V and VIHD ≥ 2.0 V at 3.3 V operation.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.0 V to 3.6 V - Enables direct integration into 3.3 V logic domains without level shifters.
Input Voltage Tolerance	−0.5 V to +6.5 V - Allows safe connection to 5 V buses without external clamping.
tPD (Typ)	5.8 ns at VCC = 3.3 V, CL = 15 pF - Supports >100 MHz toggle rates in high-speed control paths.
IOUT (Max)	±25 mA per output - Drives standard TTL loads or multiple 74LVC inputs without buffering.
VOL (Max)	0.1 V at IOL = 4 mA, VCC = 3.0 V - Ensures solid low-state margin in noise-sensitive digital interfaces.
ICC (Max)	2.0 µA at TA = 25°C - Minimizes standby current in battery-backed or low-power monitoring circuits.
VOLP (Max)	0.5 V - Limits ground bounce during simultaneous switching of multiple outputs.

Pinout & Package

MC74LVX86MG is supplied in a Pb-free SOIC-14 NB (Case 751A) package measuring 8.75 mm × 4.00 mm × 1.75 mm, with standard 1.27 mm pitch and gull-wing leads.

Pin/Terminal	Circuit Role	Design Meaning
1	A0	First XOR gate input A - accepts 0–6.5 V signals; internally clamped.
2	B0	First XOR gate input B - paired with A0 to generate O0 = A0 ⊕ B0.
3	O0	Output of first XOR gate - rail-to-rail CMOS swing referenced to VCC/GND.
4	A1	Second XOR gate input A - electrically identical to A0; shares same VCC domain.
5	B1	Second XOR gate input B - forms second independent XOR function with A1.
6	O1	Output of second XOR gate - isolated from O0; no internal coupling.
7	GND	Ground reference - all input thresholds and output levels referenced to this pin.
8	O2	Output of third XOR gate - supports concurrent 3-channel XOR operations.
9	B3	Fourth XOR gate input B - last of eight total inputs across four gates.
10	A3	Fourth XOR gate input A - completes full quad-gate complement.
11	O2	Output of third XOR gate - note duplicate O2 labeling in datasheet Figure 1; actual pin 11 is O2 per PIN ASSIGNMENT diagram.
12	B2	Third XOR gate input B - paired with A2 (pin 13) to produce O2 (pin 11).
13	A2	Third XOR gate input A - located adjacent to B2 for minimized trace skew.
14	VCC	Positive supply - powers all four gates; must be decoupled locally with 0.1 µF ceramic.

Key Features

Feature	Design Value
5 V-tolerant inputs	Supports direct interface to legacy 5 V logic without external resistors or translators.
Low dynamic noise (VOLP ≤ 0.5 V)	Reduces ground bounce in multi-gate switching applications such as address parity checking.
Pin- and function-compatible with 74LVC86	Enables drop-in replacement in existing LVC-based designs with identical PCB layout.
Latchup immunity > 300 mA	Ensures robust operation in industrial environments with transient coupling or ESD events.
Pb-free, RoHS-compliant packaging	Meets global environmental compliance requirements for new production and legacy redesigns.

Applications

Parity Generator for Memory Controllers	Level-Translating Bus Arbitration
Use Scenario: Generating odd/even parity bits across 8-bit data buses in microcontroller-based memory subsystems. IC Role / Device Role / Timing Role: Four MC74LVX86MG gates compute XOR across bit pairs (D0⊕D1, D2⊕D3, etc.), cascaded to final parity output. Use Value: Achieves sub-20 ns total parity delay at 3.3 V while accepting 5 V address strobes - eliminating discrete level shifters.	Use Scenario: Resolving bus contention between 3.3 V FPGA peripherals and 5 V legacy I/O expanders. IC Role / Device Role / Timing Role: XOR gates compare master/slave enable signals and generate conflict-detection flags with 5 V-tolerant inputs. Use Value: Prevents bus lock-up by detecting simultaneous drive conditions with <5.8 ns response - faster than software polling.
Secure Key XOR Masking	Digital Signal Polarity Inversion
Use Scenario: Real-time bitwise XOR of 4-bit encryption keys with hardware-generated pseudo-random sequences. IC Role / Device Role / Timing Role: Each gate performs one key-bit XOR operation; all four operate concurrently with matched propagation delays. Use Value: Delivers deterministic, glitch-free masking with <1.5 ns inter-output skew - critical for side-channel attack resistance.	Use Scenario: Inverting polarity of quadrature encoder signals before feeding to 3.3 V motor controller inputs. IC Role / Device Role / Timing Role: Two gates invert A/B channels; remaining two condition direction bits using XOR-based state decoding. Use Value: Maintains <1 ns channel-to-channel skew across inverted and non-inverted paths - preserving encoder timing integrity.

Parity Generator for Memory Controllers

Level-Translating Bus Arbitration

Use Scenario: Generating odd/even parity bits across 8-bit data buses in microcontroller-based memory subsystems.

IC Role / Device Role / Timing Role: Four MC74LVX86MG gates compute XOR across bit pairs (D0⊕D1, D2⊕D3, etc.), cascaded to final parity output.

Use Value: Achieves sub-20 ns total parity delay at 3.3 V while accepting 5 V address strobes - eliminating discrete level shifters.

Use Scenario: Resolving bus contention between 3.3 V FPGA peripherals and 5 V legacy I/O expanders.

IC Role / Device Role / Timing Role: XOR gates compare master/slave enable signals and generate conflict-detection flags with 5 V-tolerant inputs.

Use Value: Prevents bus lock-up by detecting simultaneous drive conditions with <5.8 ns response - faster than software polling.

Secure Key XOR Masking

Digital Signal Polarity Inversion

Use Scenario: Real-time bitwise XOR of 4-bit encryption keys with hardware-generated pseudo-random sequences.

IC Role / Device Role / Timing Role: Each gate performs one key-bit XOR operation; all four operate concurrently with matched propagation delays.

Use Value: Delivers deterministic, glitch-free masking with <1.5 ns inter-output skew - critical for side-channel attack resistance.

Use Scenario: Inverting polarity of quadrature encoder signals before feeding to 3.3 V motor controller inputs.

IC Role / Device Role / Timing Role: Two gates invert A/B channels; remaining two condition direction bits using XOR-based state decoding.

Use Value: Maintains <1 ns channel-to-channel skew across inverted and non-inverted paths - preserving encoder timing integrity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar XOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC86APWR	Identical 3.3 V operation and 5 V-tolerant inputs; slightly higher ICC (10 µA max) and slower tPD (6.7 ns typ).	Valid for cost-sensitive consumer designs where 0.9 ns speed penalty is acceptable.	Select when sourcing flexibility across TI/onsemi ecosystems is prioritized over minimal propagation delay.
74AUP1G86GW,125	Single-gate variant in ultra-small XSON-6; VCC range 0.8–3.6 V; tPD = 7.0 ns at 3.3 V; lower drive (±4 mA).	Suitable only for low-fanout, space-constrained nodes - not quad-function replacement.	Choose only for point-of-load XOR where board area is critical and quad integration is unnecessary.

Compared with SN74LVC86APWR and 74AUP1G86GW,125, the MC74LVX86MG delivers the fastest propagation (5.8 ns), highest output drive (±25 mA), and true quad-gate integration in SOIC-14 - making it optimal for timing-critical, mixed-voltage control logic requiring four synchronized XOR functions.

Availability

MC74LVX86MG is available at Aetrix Electronics and suitable for industrial control panels, medical diagnostic I/O modules, and automotive body electronics requiring stable component supply and long-term manufacturability.

Supply support for MC74LVX86MG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and IoT applications.

The MC74LVX86MG belongs to onsemi's LVX advanced CMOS logic family, engineered for low-voltage operation with high noise immunity and mixed-signal interoperability in resource-constrained embedded systems.

FAQ

What is the maximum input voltage rating for MC74LVX86MG?

The MC74LVX86MG supports DC input voltages from −0.5 V to +6.5 V, enabling safe interfacing with 5 V logic systems while operating from a 3.3 V supply. This 5 V-tolerance is achieved via internal input clamping diodes and does not require external components. The absolute maximum rating applies regardless of VCC level, and operation beyond ±0.5 V outside this range risks permanent damage to the MC74LVX86MG.

Can MC74LVX86MG be used with a 2.5 V supply?

Yes, MC74LVX86MG is fully specified for VCC = 2.0 V to 3.6 V, including 2.5 V operation. At 2.5 V, VOH remains ≥2.0 V (min) and VOL ≤0.36 V (max) under 4 mA load, ensuring reliable interfacing with other 2.5 V logic families. Propagation delay increases to 9.3 ns (typ) at 2.5 V/50 pF, but all DC and AC parameters remain guaranteed per the datasheet - confirming robust functionality of the MC74LVX86MG across its full supply range.

Is MC74LVX86MG pin-compatible with older 74HC86 devices?

No, MC74LVX86MG is not pin-compatible with 74HC86. While both are quad 2-input XOR gates in 14-pin packages, the MC74LVX86MG uses SOIC-14 NB (Case 751A) with GND on pin 7 and VCC on pin 14, matching 74LVC86 - not the 74HC86 pinout (which places VCC on pin 14 but has different input/output assignments). Substituting MC74LVX86MG for 74HC86 without PCB revision will cause functional failure. Always verify pin mapping before replacement - the MC74LVX86MG is designed as a direct upgrade to 74LVC86, not 74HC86.

What is the thermal performance of MC74LVX86MG in SOIC-14 package?

The MC74LVX86MG in SOIC-14 (Case 751A) has a thermal resistance θJA of 105 °C/W (typical) and a maximum power dissipation of 1077 mW at TA = 25°C. Under worst-case conditions (VCC = 3.6 V, all outputs switching at 10 MHz into 50 pF), total dynamic power is ~12 mW - resulting in negligible junction temperature rise (<2 °C above ambient). This confirms the MC74LVX86MG operates reliably without heatsinking in standard industrial ambient conditions up to +85°C.

Does MC74LVX86MG support partial power-down operation?

Yes, MC74LVX86MG includes power-down protection on all inputs, allowing them to remain driven (even at 5 V) while VCC = 0 V without back-driving or damaging the device. Input leakage remains below ±1.0 µA across −40°C to +85°C, and no current flows into VCC or GND pins during this state. This feature enables hot-plug capability and safe operation in systems where logic rails sequence independently - a key design advantage confirmed for the MC74LVX86MG in onsemi's recommended operating conditions table.

MC74LVX86MG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LVX

Package/Case:: 14-SOIC (0.209", 5.30mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: XOR (Exclusive OR)

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 3.6V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 4mA, 4mA

Input Logic Level - Low:: 0.5V ~ 0.8V

Input Logic Level - High:: 1.5V ~ 2.4V

Max Propagation Delay @ V, Max CL:: 12.8ns @ 3.3V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOEIAJ-14

MC74LVX86MG FAQ

1.How can I place an order for MC74LVX86MG through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74LVX86MG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74LVX86MG reliable?

The price and inventory of MC74LVX86MG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74LVX86MG is usually 5 days.

3.What payment methods are accepted for MC74LVX86MG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74LVX86MG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74LVX86MG?

MC74LVX86MG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74LVX86MG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74LVX86MG?

For technical support, including MC74LVX86MG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74LVX86MG requirements.

6.How does Aetrix verify that MC74LVX86MG is sourced from the original manufacturer or authorized distributors?

All MC74LVX86MG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74LVX86MG meets industry standards.

7.What is the process for return or replacement of MC74LVX86MG?

All MC74LVX86MG units undergo pre-shipment inspection (PSI). If there is an issue with MC74LVX86MG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74LVX86MG part is unused and in its original packaging.

Return procedure for MC74LVX86MG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…