onsemi MC74VHC132DR2
- Part No.:
- MC74VHC132DR2
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MC74VHC132DR2.pdf
- Description:
- IC GATE NAND 4CH 2-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,838
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74VHC132DR2 from onsemi is a quad 2-input NAND Schmitt trigger IC in SOIC-14 package, operating from 2.0 V to 5.5 V, with 4.9 ns typical propagation delay at 5.0 V and hysteresis thresholds (VT+ = 3.85 V, VT− = 1.65 V at VCC = 5.5 V) enabling robust noise immunity and slow-signal reception. It serves as a level-shifting line receiver in mixed-voltage digital interfaces.
For engineers reviewing the MC74VHC132DR2 datasheet, pinout, applications, or equivalent options, key selection criteria include Schmitt-trigger input hysteresis, CMOS-level compatibility (3.3 V/5.0 V), output drive capability (±8 mA), thermal resistance (116 °C/W), and Pb-free SOIC-14 packaging per RoHS.
Technical Context
The MC74VHC132DR2 implements four independent Schmitt-trigger NAND gates using silicon-gate CMOS technology, achieving TTL-compatible speed with CMOS power efficiency. Its three-stage internal architecture includes a buffer output stage for high noise immunity and stable switching.
Input structures tolerate up to 5.5 V, supporting interfacing between 3 V and 5 V systems; outputs deliver full 5.0 V CMOS-level swings and are compatible with standard CMOS logic levels - not TTL - distinguishing it from the MC74VHCT132A variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input NAND with Schmitt-trigger inputs for noise rejection and slow-edge tolerance |
| VCC Range | 2.0 V to 5.5 V - supports single-supply operation across 3.3 V and 5.0 V systems |
| tPD (Typ) | 4.9 ns at VCC = 5.0 V, CL = 15 pF - enables high-speed signal conditioning in timing-critical paths |
| VT+ / VT− | 3.85 V / 1.65 V at VCC = 5.5 V - provides 2.2 V hysteresis for reliable switching in noisy environments |
| IOL / IOH | ±8 mA - sufficient drive strength for fan-out to multiple CMOS loads without buffering |
| Input Voltage Tolerance | −0.5 V to +6.5 V - allows safe interfacing with overvoltage or hot-swap conditions |
| Power Dissipation | ICC ≤ 2.0 µA (max) at TA = 25 °C - ultra-low quiescent current for battery-sensitive designs |
Pinout & Package
MC74VHC132DR2 is housed in a 14-lead SOIC package (Case 751A), 8.75 mm × 3.90 mm × 1.75 mm, with standard gull-wing leads and Pb-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5, 8, 9, 12, 13 | NAND Input (A1/B1/A2/B2/A3/B3/A4/B4) | Dedicated Schmitt-trigger inputs per gate - each pair drives one NAND output with hysteresis |
| 3, 6, 10, 11 | NAND Output (Y1/Y2/Y3/Y4) | Pull-up/pull-down capable CMOS outputs - full rail-to-rail swing, no open-drain behavior |
| 7 | GND | Ground reference for all logic stages and internal bias networks |
| 14 | VCC | Primary power supply - powers all four gates and internal hysteresis circuitry |
Key Features
| Feature | Design Value |
|---|---|
| High Noise Immunity | VNIH = VNIL = 28% VCC - ensures reliable logic transitions under EMI or crosstalk |
| Slow-Signal Reception | Accepts input rise/fall times with no limit - eliminates need for external edge sharpening |
| Level Translation | 3.3 V input → 5.0 V output swing - enables bidirectional voltage translation in mixed-supply systems |
| Power-Down Protection | Inputs tolerate VCC = 0 V - prevents back-driving and latch-up during partial power sequencing |
| Pb-Free & RoHS Compliant | Meets EU Directive 2011/65/EU - suitable for consumer, industrial, and automotive applications |
Applications
| Industrial Sensor Interface | Automotive Body Control |
|---|---|
Use Scenario: Conditioning analog sensor outputs (e.g., thermistor, potentiometer) with slow RC-filtered edges before microcontroller ADC sampling. IC Role / Device Role / Timing Role: Schmitt-trigger NAND acts as a clean digital threshold detector and debouncer. Use Value: Eliminates false triggers caused by noise or slow transitions, reducing firmware filtering overhead. | Use Scenario: Interfacing 12 V switch inputs (via resistive divider) to 3.3 V MCU GPIO in door lock or lighting control modules. IC Role / Device Role / Timing Role: Level-shifting line receiver converting noisy automotive switch signals into clean CMOS logic levels. Use Value: Input tolerance up to 5.5 V and hysteresis prevent contact bounce misreads and ESD-induced glitches. |
| Consumer Remote Receiver | Medical Instrument Front-End |
Use Scenario: Decoding infrared remote control pulses with variable duty cycle and low slew rate in TV or set-top box IR receivers. IC Role / Device Role / Timing Role: Signal squaring and noise suppression stage prior to microcontroller pulse-width decoding. Use Value: 4.9 ns propagation delay preserves timing fidelity while hysteresis rejects ambient light interference. | Use Scenario: Isolating and cleaning push-button inputs on patient monitor front panels exposed to ESD and electromagnetic interference. IC Role / Device Role / Timing Role: ESD-hardened input conditioner providing fail-safe logic-level conversion for safety-critical UI. Use Value: >2000 V HBM ESD rating and 100 mA latchup immunity ensure reliability in clinical environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schmitt-trigger NAND applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC74VHC132DTR2G | TSSOP-14 package (4.5 mm × 5.1 mm), higher thermal resistance (150 °C/W), identical electrical specs | Better suited for space-constrained PCBs; requires reflow profile adjustment for thinner lead pitch | Select when board area is limited and thermal management permits higher θJA |
| SN74LV132APWR | Texas Instruments LV-family: lower VCC range (2.0–5.5 V), 5.5 ns tPD at 3.3 V, TTL-compatible inputs only | Lacks 5.5 V input tolerance; not suitable for direct 5 V system interfacing without clamping | Choose for TI-centric BOMs where strict 3.3 V operation dominates and input overvoltage risk is mitigated externally |
Compared with MC74VHC132DTR2G and SN74LV132APWR, the MC74VHC132DR2 offers optimal balance of SOIC-14 manufacturability, 5.5 V input tolerance, and proven noise immunity - critical for legacy 5 V system upgrades and mixed-voltage industrial controls.
Availability
MC74VHC132DR2 is available at Aetrix Electronics and suitable for industrial sensor interface, automotive body control, and medical instrument front-end applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for MC74VHC132DR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The MC74VHC132DR2 belongs to the VHC (Very High Speed CMOS) logic family, designed specifically for low-power, high-noise-immunity digital signal conditioning in mixed-voltage embedded systems.
FAQ
What is the maximum input voltage the MC74VHC132DR2 can tolerate?
The MC74VHC132DR2 supports DC input voltages from −0.5 V to +6.5 V, independent of VCC. This allows safe interfacing with 5 V signals even when powered from 3.3 V, and protects against transient overvoltage events such as hot insertion or supply sequencing mismatches - a key advantage over standard CMOS logic without overvoltage-tolerant inputs.
Does the MC74VHC132DR2 support true 3.3 V to 5.0 V level translation?
Yes, the MC74VHC132DR2 provides true bidirectional level translation: its inputs accept 3.3 V logic levels while its outputs swing rail-to-rail up to 5.0 V when VCC = 5.0 V. This enables direct connection between 3.3 V microcontrollers and 5.0 V peripherals without external level shifters - confirmed by its full 5.0 V CMOS output swing and 5.5 V input tolerance specifications.
Is the MC74VHC132DR2 pin-compatible with the MC74VHCT132A?
Yes, the MC74VHC132DR2 is pin- and function-compatible with the MC74VHCT132A, sharing identical SOIC-14 pinout and logic behavior. However, the MC74VHCT132A features TTL-compatible inputs (VIH = 2.0 V min), whereas the MC74VHC132DR2 requires CMOS-level inputs (VIH ≈ 0.7×VCC). Substitution requires verifying input source logic family compatibility.
What is the hysteresis voltage (VH) of the MC74VHC132DR2 at 5.0 V supply?
At VCC = 5.0 V, the MC74VHC132DR2 exhibits a typical hysteresis voltage (VH) of 0.40 V, calculated as VT+ − VT− (3.15 V − 2.75 V). This value increases to 0.50 V at VCC = 5.5 V and remains stable across temperature (−55 °C to +125 °C), ensuring consistent noise margin in industrial and automotive environments.
Can unused inputs on the MC74VHC132DR2 be left floating?
No - unused inputs on the MC74VHC132DR2 must be tied to a valid logic level (VCC or GND) to prevent undefined output states, increased power consumption, and potential oscillation. The datasheet explicitly mandates this in the Recommended Operating Conditions table (Note 5); floating inputs may cause excessive ICC due to intermediate biasing of internal Schmitt-trigger circuitry.
MC74VHC132DR2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- Schmitt Trigger
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.9V ~ 1.65V
- Input Logic Level - High:
- 2.2V ~ 3.85V
- Max Propagation Delay @ V, Max CL:
- 9.7ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
MC74VHC132DR2 FAQ
1.How can I place an order for MC74VHC132DR2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74VHC132DR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74VHC132DR2 reliable?
The price and inventory of MC74VHC132DR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHC132DR2 is usually 5 days.
3.What payment methods are accepted for MC74VHC132DR2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHC132DR2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74VHC132DR2?
MC74VHC132DR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74VHC132DR2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74VHC132DR2?
For technical support, including MC74VHC132DR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHC132DR2 requirements.
6.How does Aetrix verify that MC74VHC132DR2 is sourced from the original manufacturer or authorized distributors?
All MC74VHC132DR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHC132DR2 meets industry standards.
7.What is the process for return or replacement of MC74VHC132DR2?
All MC74VHC132DR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHC132DR2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74VHC132DR2 part is unused and in its original packaging.
Return procedure for MC74VHC132DR2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74VHC132DR2 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

