Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74VHC1G03DBVT1G

Name: MC74VHC1G03DBVT1G
Brand: onsemi
SKU: MC74VHC1G03DBVT1G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74VHC1G03DBVT1G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: SC-74A, SOT-753

Datasheet:: MC74VHC1G03DBVT1G.pdf

Description:: IC GATE NOR 1CH 2-INP SC74A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,602

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74VHC1G03DBVT1G from onsemi is a single 2-input NOR gate with open-drain output in SC-74A (SOT-23-5) package, operating from 2.0 V to 5.5 V supply, delivering 3.5 ns typical propagation delay at 5 V, ±8 mA output drive at 3.0 V, and overvoltage-tolerant inputs up to 5.5 V - used for level-shifting logic interfaces between 3 V and 5 V systems.

For engineers reviewing the MC74VHC1G03DBVT1G datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain compatibility with wired-OR bus structures, IOFF partial power-down protection, input overvoltage tolerance during hot-swap or mixed-voltage domain interfacing, and guaranteed operation across −55 °C to +125 °C industrial temperature range.

Technical Context

This device implements a standard NOR logic function (Y = NOT(A OR B)) with an open-drain output stage, requiring an external pull-up resistor to define high-level voltage and support wired-OR or I²C-compatible bus configurations. Its input structure tolerates voltages up to 5.5 V independent of VCC, enabling safe interfacing between higher-voltage control signals and lower-supply logic domains.

The IC integrates IOFF circuitry that disables input/output leakage paths when VCC = 0 V, preventing back-powering of powered-down sections. It supports dynamic operation up to 100 MHz (based on tPZL/tPLZ ≤ 11.0 ns at 3.3 V, CL = 15 pF), with input capacitance of 4.0 pF (typ) and output capacitance of 6.0 pF (typ) in high-impedance state.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.0 V to 5.5 V - enables direct use in both 3.3 V and 5 V systems without level shifters.
tPD (typ)	3.5 ns at VCC = 5 V - supports high-speed digital control timing in real-time interface circuits.
Input Voltage Tolerance	Up to 5.5 V regardless of VCC - allows safe connection of 5 V GPIO to 3 V-powered logic without clamping diodes.
IOL (max)	8 mA at VCC = 3.0 V - sufficient to drive standard LED indicators or low-capacitance bus lines with pull-up.
IOFF Leakage	≤10 µA at VCC = 0 V - prevents current backflow into unpowered subsystems during partial power-down.
Operating Temp	−55 °C to +125 °C - qualified for under-hood automotive, industrial PLC, and outdoor embedded applications.
Package	SC-74A (SOT-23-5), 3.0 mm × 1.5 mm footprint - compatible with high-density PCB layouts and automated SMT assembly.

Pinout & Package

MC74VHC1G03DBVT1G is housed in a 5-pin SC-74A (SOT-23-5) package with gull-wing leads, moisture sensitivity level 1, and Pb-free/RoHS-compliant construction.

Pin/Terminal	Circuit Role	Design Meaning
1 (B)	Input B	Second logic input to NOR gate; accepts 0–5.5 V regardless of VCC value.
2 (A)	Input A	Primary logic input to NOR gate; electrically identical to Pin 1, supports same overvoltage tolerance.
3 (GND)	Ground Reference	Return path for supply and signal currents; must be connected before applying inputs or outputs.
4 (Y)	Open-Drain Output	Active-low NOR output requiring external pull-up; sinks current only - no active high drive capability.
5 (VCC)	Positive Supply	Power rail for internal logic; IOFF protection activates when this pin is at 0 V.

Key Features

Feature	Design Value
Overvoltage-Tolerant Inputs	Accepts up to 5.5 V input signals even when VCC = 2.0 V - eliminates need for external voltage translators in mixed-supply systems.
IOFF Partial Power-Down Protection	Blocks input/output leakage paths when VCC = 0 V - prevents unintended powering of downstream circuits during sleep or fault conditions.
Open-Drain Output Architecture	Enables wired-OR bus topologies and I²C-compatible signaling without risk of output contention or short-circuit damage.
Low Propagation Delay	3.5 ns typical at 5 V ensures minimal timing skew in critical control-path logic such as reset synchronization or interrupt arbitration.
Industrial Temperature Range	Specified from −55 °C to +125 °C - supports deployment in engine control units, motor drives, and outdoor telecom infrastructure.

Applications

Automotive Body Control Module	Industrial Sensor Interface
Use Scenario: Combining door lock status and window position signals into a shared fault-alert bus line. IC Role / Device Role / Timing Role: NOR gate performs active-low wired-OR aggregation of multiple sensor fault flags onto a single open-drain alert line. Use Value: Eliminates need for discrete diodes or additional logic gates while ensuring fault signals from different voltage domains (e.g., 5 V sensors, 3.3 V MCU) coexist safely on one bus.	Use Scenario: Level-shifting digital outputs from legacy 5 V industrial sensors to a 3.3 V microcontroller ADC trigger input. IC Role / Device Role / Timing Role: Acts as a robust, overvoltage-tolerant interface buffer with open-drain output tied to MCU's 3.3 V pull-up. Use Value: Prevents damage from 5 V sensor transients while maintaining sub-10 ns timing integrity for precise sampling synchronization.
Programmable Logic Controller I/O Expansion	Hot-Swappable Backplane Monitoring
Use Scenario: Enabling/disabling auxiliary I/O modules via shared enable bus controlled by master controller. IC Role / Device Role / Timing Role: NOR gate combines local module ready signal and global enable command to generate module-specific enable pulse. Use Value: Supports modular system expansion with deterministic startup sequencing and built-in IOFF protection during module insertion/removal.	Use Scenario: Detecting presence and power status of hot-pluggable cards in telecom backplanes using dual-voltage sense lines. IC Role / Device Role / Timing Role: Interfaces 5 V card-present and 3.3 V power-good signals into a unified open-drain status flag for system manager. Use Value: IOFF and overvoltage tolerance prevent backfeeding or latch-up during live insertion, meeting NEBS GR-63-CORE reliability requirements.

Automotive Body Control Module

Industrial Sensor Interface

Use Scenario: Combining door lock status and window position signals into a shared fault-alert bus line.

IC Role / Device Role / Timing Role: NOR gate performs active-low wired-OR aggregation of multiple sensor fault flags onto a single open-drain alert line.

Use Value: Eliminates need for discrete diodes or additional logic gates while ensuring fault signals from different voltage domains (e.g., 5 V sensors, 3.3 V MCU) coexist safely on one bus.

Use Scenario: Level-shifting digital outputs from legacy 5 V industrial sensors to a 3.3 V microcontroller ADC trigger input.

IC Role / Device Role / Timing Role: Acts as a robust, overvoltage-tolerant interface buffer with open-drain output tied to MCU's 3.3 V pull-up.

Use Value: Prevents damage from 5 V sensor transients while maintaining sub-10 ns timing integrity for precise sampling synchronization.

Programmable Logic Controller I/O Expansion

Hot-Swappable Backplane Monitoring

Use Scenario: Enabling/disabling auxiliary I/O modules via shared enable bus controlled by master controller.

IC Role / Device Role / Timing Role: NOR gate combines local module ready signal and global enable command to generate module-specific enable pulse.

Use Value: Supports modular system expansion with deterministic startup sequencing and built-in IOFF protection during module insertion/removal.

Use Scenario: Detecting presence and power status of hot-pluggable cards in telecom backplanes using dual-voltage sense lines.

IC Role / Device Role / Timing Role: Interfaces 5 V card-present and 3.3 V power-good signals into a unified open-drain status flag for system manager.

Use Value: IOFF and overvoltage tolerance prevent backfeeding or latch-up during live insertion, meeting NEBS GR-63-CORE reliability requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar NOR gate with open-drain output applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G03DBVR	Same SC-70-5 package, but rated only to 3.6 V VCC max; input tolerance limited to VCC + 0.5 V.	Lacks overvoltage tolerance and wide VCC range - unsuitable for 5 V ↔ 3.3 V interfacing without external protection.	Select when operating exclusively in 1.65–3.6 V systems and cost sensitivity outweighs mixed-voltage flexibility.
74AUP1G03GW,125	Lower static current (0.9 µA typ ICC), but slower tPD (11.3 ns at 3.3 V); no IOFF or >5.5 V input tolerance.	Optimized for ultra-low-power battery applications, not industrial hot-swap or level-shifting use cases.	Prefer for portable devices where quiescent power dominates timing requirements and voltage domains are uniform.

Compared with SN74LVC1G03DBVR and 74AUP1G03GW,125, MC74VHC1G03DBVT1G uniquely delivers simultaneous 2.0–5.5 V operation, 5.5 V input overvoltage tolerance, and IOFF protection - making it the only choice for robust mixed-supply interface design without added protection components.

Availability

MC74VHC1G03DBVT1G is available at Aetrix Electronics and suitable for automotive body electronics, industrial sensor interfaces, programmable logic controller I/O expansion, and hot-swappable backplane monitoring requiring stable component supply across extended temperature and mixed-voltage environments.

Supply support for MC74VHC1G03DBVT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications.

MC74VHC1G03DBVT1G belongs to the VHC (Very High Speed CMOS) logic family, designed specifically for high-speed, low-power, mixed-voltage interface applications in harsh-environment embedded systems.

FAQ

What is the maximum input voltage allowed on MC74VHC1G03DBVT1G pins when VCC = 3.3 V?

The MC74VHC1G03DBVT1G supports input voltages up to 5.5 V regardless of VCC level. When VCC = 3.3 V, inputs A and B may safely accept 0–5.5 V signals without damage or functional disruption - a key feature enabling direct interfacing between 5 V sensors and 3.3 V controllers. This overvoltage tolerance is explicitly specified in the Absolute Maximum Ratings table and verified across all temperature ranges.

Does MC74VHC1G03DBVT1G support true tri-state operation?

No, MC74VHC1G03DBVT1G does not provide tri-state (high-impedance active-high) output. It features an open-drain output only, meaning it can actively pull Y low or release it to float (requiring external pull-up). The device achieves high-impedance behavior solely through the open-drain architecture - not via an enable input or internal tri-state control. This is confirmed by the Function Table, Pin Assignment, and absence of OE/EN pin in the datasheet.

Can MC74VHC1G03DBVT1G be used in a 1.8 V system?

No, MC74VHC1G03DBVT1G is not rated for 1.8 V operation. Its Recommended Operating Conditions specify a minimum VCC of 2.0 V. At 1.8 V, VIH and VIL thresholds become undefined, propagation delay increases unpredictably, and output drive capability degrades significantly. For 1.8 V systems, consider the 74LVC1G03 or SN74AUP1G03 families instead - both explicitly characterized down to 1.65 V.

What is the purpose of the IOFF feature in MC74VHC1G03DBVT1G?

The IOFF feature in MC74VHC1G03DBVT1G disables input and output leakage paths when VCC = 0 V, preventing current from flowing into or out of the device during partial power-down states. This protects powered-down sections of a system from being back-powered through logic inputs or outputs - critical for hot-swap compliance, battery backup circuits, and modular systems where subsystems power up/down independently. IOFF performance is validated per JEDEC JESD78 Class II.

Is MC74VHC1G03DBVT1G pin-compatible with MC74VHC1G03DFT1G?

Yes, MC74VHC1G03DBVT1G and MC74VHC1G03DFT1G share identical pinout (A, B, GND, Y, VCC) and logic function, differing only in package: SC-74A (SOT-23-5) vs. SC-88A (SOT-353). Both packages have the same 5-pin configuration and pin 1 orientation (top-view marking dot at Pin 1), allowing direct PCB layout reuse with minor footprint adjustment. This compatibility is confirmed in the Pin Assignment table and Ordering Information section of the datasheet.

MC74VHC1G03DBVT1G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74VHC

Package/Case:: SC-74A, SOT-753

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: NOR Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: Open Drain

Voltage - Supply:: 2V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: -, 8mA

Input Logic Level - Low:: 0.5V ~ 1.65V

Input Logic Level - High:: 1.5V ~ 3.85V

Max Propagation Delay @ V, Max CL:: 7.5ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SC-74A

MC74VHC1G03DBVT1G FAQ

1.How can I place an order for MC74VHC1G03DBVT1G through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74VHC1G03DBVT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74VHC1G03DBVT1G reliable?

The price and inventory of MC74VHC1G03DBVT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHC1G03DBVT1G is usually 5 days.

3.What payment methods are accepted for MC74VHC1G03DBVT1G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHC1G03DBVT1G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74VHC1G03DBVT1G?

MC74VHC1G03DBVT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74VHC1G03DBVT1G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74VHC1G03DBVT1G?

For technical support, including MC74VHC1G03DBVT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHC1G03DBVT1G requirements.

6.How does Aetrix verify that MC74VHC1G03DBVT1G is sourced from the original manufacturer or authorized distributors?

All MC74VHC1G03DBVT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHC1G03DBVT1G meets industry standards.

7.What is the process for return or replacement of MC74VHC1G03DBVT1G?

All MC74VHC1G03DBVT1G units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHC1G03DBVT1G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74VHC1G03DBVT1G part is unused and in its original packaging.

Return procedure for MC74VHC1G03DBVT1G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…