onsemi MC74VHC1G05DTT1G
- Part No.:
- MC74VHC1G05DTT1G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
MC74VHC1G05DTT1G.pdf
- Description:
- IC INVERTER 1CH 1-INP 5TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,745
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74VHC1G05DTT1G from onsemi is a single unbuffered inverter with open-drain output, operating from 2.0 V to 5.5 V supply, featuring 3.5 ns typical propagation delay at VCC = 5 V, −16 mA IOH drive capability, and ESD protection exceeding 2 kV HBM. It serves as a level-shifting logic buffer in I²C bus pull-up interfaces and low-voltage sensor signal conditioning.
For engineers reviewing the MC74VHC1G05DTT1G datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain compatibility with mixed-voltage I²C systems, guaranteed 5.5 V tolerant output, rail-to-rail input voltage range, and SOT-23-5 package footprint constraints.
Technical Context
This device implements a CMOS-based unbuffered inverter stage with no internal pull-up, requiring external termination for logic high assertion. Its output structure supports bidirectional communication on shared buses and enables wired-AND functionality in multi-master I²C topologies.
The input threshold is designed for TTL-compatible switching (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 3.3 V), and the output can sink up to 8 mA at VOL ≤ 0.4 V while maintaining full 5.5 V tolerance on the drain node independent of VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Unbuffered inverter with open-drain output - enables wired-AND bus arbitration and level translation without internal pull-up conflict. |
| Supply Voltage Range | 2.0 V to 5.5 V - supports operation across 2.5 V, 3.3 V, and 5 V logic domains with consistent timing. |
| Propagation Delay | 3.5 ns typical at VCC = 5 V, CL = 50 pF - meets timing budgets for standard-mode (100 kHz) and fast-mode (400 kHz) I²C signaling. |
| Output Sink Current | 8 mA max at VOL ≤ 0.4 V - ensures reliable low-state drive into typical 1–10 kΩ pull-up resistors. |
| Input Voltage Range | Rail-to-rail (0 V to VCC) - accepts signals beyond VCC when used as level shifter, with no clamping diodes to VCC. |
| ESD Protection | ≥2 kV HBM - provides robust handling during board assembly and system integration without additional protection circuitry. |
Pinout & Package
MC74VHC1G05DTT1G is housed in a 5-pin SOT-23 package (JEDEC MO-178AA), with 1.3 mm × 2.9 mm body size, 0.95 mm height, and 0.95 mm lead pitch. The package supports reflow soldering per J-STD-020 and is RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Input (A) | CMOS-compatible logic input accepting rail-to-rail voltage levels; no internal pull-up or pull-down. |
| 2 | GND | Ground reference for both input threshold and output sink path; must be connected directly to system ground plane. |
| 3 | Output (Y) | Open-drain N-channel MOSFET drain terminal; requires external pull-up resistor to define high logic level and voltage domain. |
| 4 | VCC | Positive supply for internal logic; powers input buffer and defines input threshold but does not connect to output drain. |
| 5 | NC | No internal connection; left unconnected per datasheet - not to be tied to VCC, GND, or signal lines. |
Key Features
| Feature | Design Value |
|---|---|
| 5.5 V Tolerant Output | Output drain withstands up to 5.5 V regardless of VCC setting - enables safe interfacing with higher-voltage buses (e.g., 5 V I²C) while powered from 3.3 V or lower. |
| TTL-Compatible Input Threshold | VIL ≤ 0.8 V and VIH ≥ 2.0 V at VCC = 3.3 V - ensures reliable recognition of legacy 3.3 V or 5 V logic levels without level-shifting circuitry. |
| Low Propagation Delay | 3.5 ns typical at 5 V - preserves signal integrity in fast-mode I²C (400 kHz) and SMBus applications with tight timing margins. |
| Wide Supply Range | Operates from 2.0 V to 5.5 V - allows direct integration into mixed-supply systems without dedicated voltage translators. |
Applications
| I²C Bus Level Translation | Sensor Interface Signal Conditioning |
|---|---|
Use Scenario: Interfacing a 3.3 V microcontroller I²C port to a 5 V EEPROM or temperature sensor on the same bus. IC Role / Device Role / Timing Role: Open-drain inverter isolates voltage domains while preserving bus arbitration and clock stretching behavior. Use Value: Eliminates need for discrete MOSFET level shifters; maintains full I²C compliance including multi-master arbitration and clock synchronization. | Use Scenario: Converting analog comparator output (0 V / 5 V) to 3.3 V logic-compatible active-low interrupt signal for an MCU GPIO. IC Role / Device Role / Timing Role: Inverting logic buffer with open-drain output enables flexible pull-up selection and noise-immune low-active signaling. Use Value: Reduces component count vs. resistor-divider + Schmitt trigger solution; supports clean edge transitions under varying load conditions. |
| Power Sequencing Control | LED Driver Enable Logic |
Use Scenario: Generating a delayed enable signal for a downstream DC-DC converter based on a primary regulator's PGOOD output. IC Role / Device Role / Timing Role: Inverter with configurable pull-up defines active-high or active-low enable polarity and timing margin via RC network on output. Use Value: Provides precise inversion and voltage-domain isolation without adding propagation delay uncertainty from multi-stage logic. | Use Scenario: Driving common-anode RGB LED segments where MCU GPIOs are limited to 3.3 V but LEDs require 5 V supply. IC Role / Device Role / Timing Role: Open-drain inverter acts as high-side switch controller by pulling cathode low when enabled. Use Value: Enables direct MCU control of higher-voltage LEDs without external transistor or driver IC; supports PWM dimming via GPIO toggle. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar open-drain inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G05DBVR | Same logic function and SOT-23-5 package; 1.65–5.5 V supply range; 3.7 ns tPD at 3.3 V; output rated for 32 mA sink. | Higher output drive supports heavier bus loads; tighter VIL/VIH specs suit 1.8 V–3.3 V systems better than MC74VHC1G05DTT1G. | Select when driving >8 mA loads or interfacing with 1.8 V logic; verify layout compatibility with TI's DBV footprint variant. |
| 74AUP1G05GW,125 | Ultra-low power variant (0.9–3.6 V); 6.4 ns tPD at 3.3 V; 4 mA sink; smaller XSON-6 package (1.25 × 1.0 mm). | Optimized for battery-powered sensors and wearables; lower static current (0.9 µA typical) but slower timing limits use in >100 kHz buses. | Prefer for energy-constrained designs where timing slack exists; confirm XSON-6 thermal and routing requirements differ from SOT-23-5. |
Compared with SN74LVC1G05DBVR and 74AUP1G05GW,125, the MC74VHC1G05DTT1G offers balanced speed and drive strength in the widely adopted SOT-23-5 footprint, with superior 5.5 V output tolerance critical for mixed-voltage I²C interconnects where other alternatives require additional protection or level-shifting.
Availability
MC74VHC1G05DTT1G is available at Aetrix Electronics and suitable for industrial sensor nodes, automotive body control modules, and consumer IoT gateways requiring stable component supply and long-term manufacturability.
Supply support for MC74VHC1G05DTT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor leader delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The MC74VHC1G05DTT1G belongs to the VHC (Very High Speed CMOS) logic family, engineered for low-power, high-speed interface bridging in mixed-voltage digital systems with strict timing and reliability requirements.
FAQ
What is the maximum allowable voltage on the output pin of MC74VHC1G05DTT1G when VCC = 3.3 V?
The MC74VHC1G05DTT1G output pin (pin 3) is rated for up to 5.5 V regardless of VCC level. When VCC = 3.3 V, the drain can safely interface with 5 V buses such as standard I²C, provided the external pull-up resistor is connected to the 5 V rail and the sink current remains within 8 mA. This 5.5 V tolerance is specified in the Absolute Maximum Ratings table of the official onsemi datasheet.
Can MC74VHC1G05DTT1G be used as a non-inverting buffer by adding an external inverter?
No - the MC74VHC1G05DTT1G is a fixed-function unbuffered inverter with open-drain output and cannot be reconfigured as a non-inverting buffer. Its logic function is hardwired; adding external logic would increase propagation delay, board area, and power consumption. For non-inverting open-drain applications, select a dedicated part such as MC74VHC1G07DTT1G, which is the buffer counterpart in the same VHC family.
Is pin 5 (NC) on MC74VHC1G05DTT1G required to be left floating, or can it be tied to GND?
Pin 5 is internally unconnected (NC) and must remain unconnected - neither tied to GND nor VCC. onsemi's datasheet explicitly states "No internal connection" and warns against soldering or routing to any net, as doing so may cause unpredictable behavior or damage due to latent internal parasitics. PCB layout should omit pad connection or use a keep-out zone around pin 5.
Does MC74VHC1G05DTT1G support hot-swap or live-insertion on powered I²C buses?
The MC74VHC1G05DTT1G is not characterized for hot-swap operation. While its 5.5 V tolerant output and ESD protection provide some robustness, the device lacks explicit I²C bus fault protection (e.g., current limiting, bus contention detection) and has no power-on reset or input hysteresis for glitch immunity during insertion. Use only in systems where bus power sequencing is controlled and insertion occurs during maintenance windows or with auxiliary isolation circuitry.
What is the recommended pull-up resistor value for MC74VHC1G05DTT1G when used on a 400 kHz I²C bus with 200 pF total capacitance?
For a 400 kHz I²C bus with 200 pF load, the recommended pull-up resistor for MC74VHC1G05DTT1G is 2.2 kΩ when pulled to 3.3 V, or 3.9 kΩ when pulled to 5 V. These values ensure rise time < 300 ns (per I²C fast-mode spec) while keeping sink current below 8 mA. The calculation accounts for VOL ≤ 0.4 V at 8 mA and uses τ = 0.847 × R × C to meet timing; actual value should be verified with scope measurements on the target board.
MC74VHC1G05DTT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 1
- Number of Inputs:
- 1
- Features:
- Open Drain
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- -, 8mA
- Input Logic Level - Low:
- 0.5V ~ 1.65V
- Input Logic Level - High:
- 1.5V ~ 3.85V
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
MC74VHC1G05DTT1G FAQ
1.How can I place an order for MC74VHC1G05DTT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74VHC1G05DTT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74VHC1G05DTT1G reliable?
The price and inventory of MC74VHC1G05DTT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHC1G05DTT1G is usually 5 days.
3.What payment methods are accepted for MC74VHC1G05DTT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHC1G05DTT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74VHC1G05DTT1G?
MC74VHC1G05DTT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74VHC1G05DTT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74VHC1G05DTT1G?
For technical support, including MC74VHC1G05DTT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHC1G05DTT1G requirements.
6.How does Aetrix verify that MC74VHC1G05DTT1G is sourced from the original manufacturer or authorized distributors?
All MC74VHC1G05DTT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHC1G05DTT1G meets industry standards.
7.What is the process for return or replacement of MC74VHC1G05DTT1G?
All MC74VHC1G05DTT1G units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHC1G05DTT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74VHC1G05DTT1G part is unused and in its original packaging.
Return procedure for MC74VHC1G05DTT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74VHC1G05DTT1G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
