Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74VHC1G09DTT1

Name: MC74VHC1G09DTT1
Brand: onsemi
SKU: MC74VHC1G09DTT1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74VHC1G09DTT1

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: SOT-23-5 Thin, TSOT-23-5

Datasheet:: MC74VHC1G09DTT1.pdf

Description:: IC GATE AND 1CH 2-INP 5TSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,324

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74VHC1G09DTT1 from onsemi is a single 2-input AND gate with open-drain output, designed for level-shifting and wired-OR logic in mixed-voltage systems. It operates from 2.0 V to 5.5 V, delivers 4.3 ns propagation delay at 5 V (typ), supports ±8 mA I_O at 3.0 V, and features overvoltage-tolerant inputs/outputs up to 5.5 V - enabling reliable interfacing between 3 V and 5 V domains in industrial control and sensor signal conditioning.

For engineers reviewing the MC74VHC1G09DTT1 datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain compatibility with I²C pull-up networks, IOFF partial power-down protection for hot-swap systems, and guaranteed operation across −55 °C to +125 °C industrial temperature range.

Technical Context

The MC74VHC1G09DTT1 implements standard AND logic with active-low open-drain output, requiring an external pull-up resistor to define high-state voltage level. Its silicon-gate CMOS process enables TTL-compatible speed while maintaining sub-1 μA quiescent current at V_CC = 5.5 V and T_A = 25 °C.

Input structures tolerate voltages up to 5.5 V independent of V_CC, and output structures remain protected when V_CC = 0 V or V_OUT exceeds V_CC. This dual overvoltage tolerance supports battery-backup circuits, hot-insertion interfaces, and supply-rail mismatch scenarios without external clamping diodes.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.0 V to 5.5 V - enables direct use in both 3.3 V and 5 V systems without level translators.
t_PD (typ)	4.3 ns at V_CC = 5 V, C_L = 15 pF - supports >100 MHz toggle rates in low-capacitance bus applications.
I_O Sink	8 mA at V_CC = 3.0 V - sufficient to drive standard LED indicators or I²C bus capacitance with typical 2.2 kΩ pull-ups.
V_IN/V_OUT OV Tolerance	Up to 5.5 V regardless of V_CC - eliminates need for external input clamps when interfacing 5 V sensors to 3 V microcontrollers.
IOFF Leakage	≤10 μA at V_IN = 5.5 V, V_CC = 0 V - prevents back-powering of powered-down rails during system sleep or reset states.
Operating Temp	−55 °C to +125 °C - qualified for under-hood automotive, industrial PLC, and outdoor telecom equipment environments.

Pinout & Package

MC74VHC1G09DTT1 is packaged in SC-74A (SOT-23-5), a 3.00 mm × 1.50 mm × 0.95 mm surface-mount package with 0.95 mm lead pitch and moisture sensitivity level 1.

Pin/Terminal	Circuit Role	Design Meaning
1	Input B	Standard CMOS input; accepts 0–5.5 V regardless of V_CC; no external series resistor required for overvoltage protection.
2	Input A	Standard CMOS input; identical electrical behavior to Pin 1; both inputs fully interchangeable in logic function.
3	GND	Ground reference for all internal circuitry and I/O structures; must be connected before applying any input or output voltage.
4	Output Y	Open-drain NMOS output; sinks current only; requires external pull-up to define HIGH state; supports wired-AND/wired-OR topologies.
5	V_CC	Positive supply rail; powers internal logic and input protection structures; IOFF remains active even when V_CC = 0 V.

Key Features

Feature	Design Value
Overvoltage-Tolerant I/O	Inputs and outputs withstand 5.5 V regardless of V_CC value - enables safe 5 V-to-3 V interface without external protection components.
IOFF Partial Power-Down	Input/output leakage ≤10 μA when V_CC = 0 V - prevents unintended current paths during system standby or hot-swap events.
Open-Drain Output	True NMOS drain-only output with no internal pull-up - supports bidirectional bus protocols (e.g., I²C) and multi-source wired-logic configurations.
High-Speed CMOS	4.3 ns t_PD at 5 V matches LS-TTL performance while consuming <1 μA ICC - ideal for low-power timing-critical control signals.

Applications

Industrial Sensor Interface	I²C Bus Level Shifting
Use Scenario: Connecting 5 V analog sensor outputs to a 3.3 V microcontroller ADC input with digital enable signaling. IC Role / Device Role / Timing Role: AND gate enables sensor power only when both MCU GPIO and system ready flag are asserted; open-drain output interfaces directly to 3.3 V enable line. Use Value: Overvoltage-tolerant inputs accept 5 V sensor logic levels without clamping; IOFF prevents backfeed into powered-down MCU during sleep mode.	Use Scenario: Extending I²C bus between 5 V master and 3.3 V slave devices across PCB sections with different supply domains. IC Role / Device Role / Timing Role: Open-drain output acts as bidirectional level translator for SDA/SCL lines; two MC74VHC1G09DTT1 units per bus line provide direction-agnostic translation. Use Value: Eliminates need for dedicated level-shifter ICs; 4.3 ns propagation delay preserves I²C timing margins up to 400 kHz standard-mode operation.
Hot-Swappable Module Detection	PLC Digital Input Conditioning
Use Scenario: Detecting insertion of field I/O modules into live backplane slots without disrupting main controller operation. IC Role / Device Role / Timing Role: AND gate combines module-present signal and backplane power-good status; open-drain output pulls down interrupt line shared across multiple modules. Use Value: IOFF protection ensures no current flows into unpowered module logic; overvoltage tolerance accommodates 5 V presence detection signals on 3.3 V interrupt bus.	Use Scenario: Converting 24 V DC industrial field signals to clean 3.3 V logic levels for FPGA-based PLC input processing. IC Role / Device Role / Timing Role: Used as part of optocoupler output stage buffer; AND gate validates both opto-isolator output and watchdog timer enable before asserting FPGA input. Use Value: 125 °C operating range matches industrial ambient requirements; sink capability drives FPGA input with margin even with 10 kΩ pull-up resistors.

Industrial Sensor Interface

I²C Bus Level Shifting

Use Scenario: Connecting 5 V analog sensor outputs to a 3.3 V microcontroller ADC input with digital enable signaling.

IC Role / Device Role / Timing Role: AND gate enables sensor power only when both MCU GPIO and system ready flag are asserted; open-drain output interfaces directly to 3.3 V enable line.

Use Value: Overvoltage-tolerant inputs accept 5 V sensor logic levels without clamping; IOFF prevents backfeed into powered-down MCU during sleep mode.

Use Scenario: Extending I²C bus between 5 V master and 3.3 V slave devices across PCB sections with different supply domains.

IC Role / Device Role / Timing Role: Open-drain output acts as bidirectional level translator for SDA/SCL lines; two MC74VHC1G09DTT1 units per bus line provide direction-agnostic translation.

Use Value: Eliminates need for dedicated level-shifter ICs; 4.3 ns propagation delay preserves I²C timing margins up to 400 kHz standard-mode operation.

Hot-Swappable Module Detection

PLC Digital Input Conditioning

Use Scenario: Detecting insertion of field I/O modules into live backplane slots without disrupting main controller operation.

IC Role / Device Role / Timing Role: AND gate combines module-present signal and backplane power-good status; open-drain output pulls down interrupt line shared across multiple modules.

Use Value: IOFF protection ensures no current flows into unpowered module logic; overvoltage tolerance accommodates 5 V presence detection signals on 3.3 V interrupt bus.

Use Scenario: Converting 24 V DC industrial field signals to clean 3.3 V logic levels for FPGA-based PLC input processing.

IC Role / Device Role / Timing Role: Used as part of optocoupler output stage buffer; AND gate validates both opto-isolator output and watchdog timer enable before asserting FPGA input.

Use Value: 125 °C operating range matches industrial ambient requirements; sink capability drives FPGA input with margin even with 10 kΩ pull-up resistors.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input AND gate with open-drain output applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G09DBVR	Same SC-74A package; V_CC range 1.65–5.5 V; t_PD = 3.7 ns at 3.3 V; lower V_IL threshold (0.7 × V_CC) vs. fixed 1.5 V for MC74VHC1G09DTT1.	Better suited for 1.8 V logic domains; less robust for 5 V-to-3 V interfacing due to narrower input voltage margin at low V_CC.	Select SN74LVC1G09DBVR when operating below 2.0 V or prioritizing lowest propagation delay in 3.3 V systems.
74AUP1G09GW,125	SC-88A package; V_CC range 0.8–3.6 V; t_PD = 6.4 ns at 3.3 V; IOFF not specified; max V_IN = V_CC + 0.3 V - no overvoltage tolerance.	Not suitable for mixed-voltage interfaces; limited to single-supply 1.2–3.3 V applications; incompatible with 5 V sensor inputs.	Choose 74AUP1G09GW,125 only for ultra-low-power, single-rail 1.8 V or 2.5 V portable designs where overvoltage protection is unnecessary.

Compared with SN74LVC1G09DBVR and 74AUP1G09GW,125, the MC74VHC1G09DTT1 uniquely combines 5.5 V overvoltage tolerance, −55 °C to +125 °C operation, and IOFF protection - making it the only option among the three qualified for ruggedized industrial 5 V/3.3 V boundary applications.

Availability

MC74VHC1G09DTT1 is available at Aetrix Electronics and suitable for industrial sensor interface, I²C bus extension, and hot-swappable module detection requiring stable component supply across extended temperature ranges and mixed-voltage environments.

Supply support for MC74VHC1G09DTT1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.

The MC74VHC1G09DTT1 belongs to the VHC (Very High Speed CMOS) logic family, engineered for TTL-speed performance with CMOS power efficiency in space-constrained industrial and automotive control systems.

FAQ

What is the maximum input voltage the MC74VHC1G09DTT1 can tolerate when V_CC = 3.3 V?

The MC74VHC1G09DTT1 supports input voltages up to 5.5 V regardless of V_CC level. When V_CC = 3.3 V, inputs A and B may safely accept 5 V logic signals without damage or external clamping - a key feature enabling direct 5 V-to-3.3 V interfacing in the MC74VHC1G09DTT1 design.

Does the MC74VHC1G09DTT1 support partial power-down functionality?

Yes, the MC74VHC1G09DTT1 includes IOFF circuitry that limits input/output leakage to ≤10 μA when V_CC = 0 V. This allows the device to remain safely connected to live buses during system sleep or hot-swap events without back-powering downstream circuitry - a verified behavior documented in the MC74VHC1G09DTT1 datasheet Section "DC Electrical Characteristics".

What is the recommended pull-up resistor value for the open-drain output of the MC74VHC1G09DTT1?

For V_CC = 3.3 V operation with 8 mA sink capability, a 2.2 kΩ pull-up to 3.3 V yields ~1.5 V output low-level (V_OL) and meets I²C standard-mode rise-time requirements. The MC74VHC1G09DTT1 datasheet confirms V_OL ≤ 0.36 V at I_OL = 4 mA and V_CC = 3.0 V, validating this design point for noise-immune logic thresholds.

Can the MC74VHC1G09DTT1 operate at −55 °C?

Yes, the MC74VHC1G09DTT1 is fully specified for operation from −55 °C to +125 °C, as confirmed in the "Recommended Operating Conditions" table of its official datasheet. This extended temperature range is validated across all AC/DC parameters including propagation delay, input thresholds, and output drive strength - critical for aerospace and under-hood automotive use of the MC74VHC1G09DTT1.

Is the MC74VHC1G09DTT1 pin-compatible with other SC-74A 5-pin logic gates?

No - the MC74VHC1G09DTT1 has a unique pin assignment (B/A/GND/Y/V_CC) that differs from standard SC-74A logic gates like inverters or buffers. Substituting another SC-74A device without verifying pinout alignment will cause functional failure. Always consult the MC74VHC1G09DTT1-specific pin diagram in Figure 2 of its datasheet before board layout.

MC74VHC1G09DTT1 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74VHC

Package/Case:: SOT-23-5 Thin, TSOT-23-5

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: AND Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: Open Drain

Voltage - Supply:: 2V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: -, 8mA

Input Logic Level - Low:: 0.5V ~ 1.65V

Input Logic Level - High:: 1.5V ~ 3.85V

Max Propagation Delay @ V, Max CL:: 7.9ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 5-TSOP

MC74VHC1G09DTT1 FAQ

1.How can I place an order for MC74VHC1G09DTT1 through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74VHC1G09DTT1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74VHC1G09DTT1 reliable?

The price and inventory of MC74VHC1G09DTT1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHC1G09DTT1 is usually 5 days.

3.What payment methods are accepted for MC74VHC1G09DTT1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHC1G09DTT1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74VHC1G09DTT1?

MC74VHC1G09DTT1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74VHC1G09DTT1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74VHC1G09DTT1?

For technical support, including MC74VHC1G09DTT1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHC1G09DTT1 requirements.

6.How does Aetrix verify that MC74VHC1G09DTT1 is sourced from the original manufacturer or authorized distributors?

All MC74VHC1G09DTT1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHC1G09DTT1 meets industry standards.

7.What is the process for return or replacement of MC74VHC1G09DTT1?

All MC74VHC1G09DTT1 units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHC1G09DTT1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74VHC1G09DTT1 part is unused and in its original packaging.

Return procedure for MC74VHC1G09DTT1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…