onsemi MC74VHC1G135DFT2
- Part No.:
- MC74VHC1G135DFT2
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
MC74VHC1G135DFT2.pdf
- Description:
- IC GATE NAND 1CH 2-INP SC88A
- Quantity:
- Payment:

- Shipping:

Inventory:2,724
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74VHC1G135DFT2 from onsemi is a single 2-input Schmitt-trigger NAND gate with open-drain output, designed for level-shifting and noise-immune signal conditioning in mixed-voltage systems. It operates from 2.0 V to 5.5 V, delivers 4.9 ns typical propagation delay at 5 V, supports ±8 mA IO at 3.0 V, and features overvoltage-tolerant inputs/outputs up to 5.5 V - enabling robust interfacing between 3 V and 5 V logic domains in industrial control and sensor interface circuits.
For engineers reviewing the MC74VHC1G135DFT2 datasheet, pinout, applications, or equivalent options, key selection criteria include its Schmitt-trigger hysteresis (0.3–2.25 V), IOFF partial power-down capability, SC-74A package footprint, and open-drain output compatibility with wired-AND bus architectures and pull-up-based voltage translation.
Technical Context
The MC74VHC1G135DFT2 implements a three-stage CMOS architecture with buffered output and Schmitt-trigger input thresholds (VT+ = 2.2–3.85 V, VT− = 0.9–1.65 V at VCC = 3.0–5.5 V), delivering 0.3–2.25 V hysteresis for reliable noise rejection in slow-rising or noisy signal environments. Its open-drain output enables flexible termination and multi-source bus driving without contention.
Input structures tolerate up to 5.5 V regardless of VCC, supporting hot-swap and battery-backup scenarios; IOFF functionality ensures <1.0 µA leakage when VCC = 0 V, preventing back-powering of powered-down rails. The device is fabricated using silicon-gate CMOS technology with chip complexity under 100 FETs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - enables direct operation across 3.3 V and 5 V supply domains without level shifters |
| tPD (typ) | 4.9 ns at VCC = 5 V, CL = 15 pF - supports high-speed digital timing in compact logic interfaces |
| Input Hysteresis | 0.30–2.25 V (VCC-dependent) - rejects noise on slow or degraded waveforms in sensor or switch inputs |
| IO Sink Capability | 8 mA at VCC = 3.0 V - drives standard LED indicators or 10 kΩ pull-ups on 3.3 V buses |
| Overvoltage Tolerance | Inputs/outputs rated to 5.5 V independent of VCC - allows safe interfacing of 5 V signals into 3 V systems |
| IOFF Leakage | <1.0 µA at VCC = 0 V - prevents current backflow during partial power-down in modular systems |
| CIN | ≤10 pF - minimizes capacitive loading on upstream drivers in high-impedance signal paths |
Pinout & Package
MC74VHC1G135DFT2 is housed in the SC-74A (SOT-23-5) surface-mount package (3.00 × 1.50 × 0.95 mm, 0.95 mm pitch), optimized for space-constrained PCB layouts and compatible with standard SMT reflow profiles. Pin 1 is marked by a dot or beveled edge per JEDEC MO-178.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Input B | Second Schmitt-trigger NAND input; accepts 0–5.5 V regardless of VCC |
| 2 | Input A | Primary Schmitt-trigger NAND input; electrically identical to Pin 1 |
| 3 | GND | Ground reference for all internal circuitry and ESD protection networks |
| 4 | Y | Open-drain output; requires external pull-up to define high state; sinks up to 8 mA |
| 5 | VCC | Positive supply rail; powers internal logic and defines output high-level threshold |
Key Features
| Feature | Design Value |
|---|---|
| 2.0–5.5 V wide-supply operation | Eliminates need for separate voltage translators when connecting 3.3 V microcontrollers to 5 V peripherals |
| Input overvoltage tolerance to 5.5 V | Permits direct connection of legacy 5 V switch or sensor outputs to 3 V logic without clamping diodes |
| IOFF partial power-down protection | Enables live insertion and modular subsystem power gating without damaging adjacent powered sections |
| SC-74A package (3.0 × 1.5 mm) | Reduces board area by >40% vs. SOIC-5 while maintaining full thermal and electrical performance |
| RoHS-compliant, Pb-free, halogen-free | Meets IPC-J-STD-609A Class 1 requirements for lead-free assembly and environmental compliance |
Applications
| Industrial Sensor Interface | Microcontroller GPIO Expansion |
|---|---|
Use Scenario: Conditioning slow-rising signals from mechanical limit switches or thermistor-based temperature sensors in factory automation panels. IC Role / Device Role / Timing Role: Schmitt-trigger NAND acts as noise-immune signal conditioner and active-low enable gate before MCU input. Use Value: 0.9–1.65 V negative threshold and 2.2–3.85 V positive threshold reject contact bounce and EMI-induced glitches without external RC filtering. |
Use Scenario: Extending open-drain interrupt lines from multiple peripheral sensors (e.g., I²C temp/humidity sensors) to a single MCU GPIO pin. IC Role / Device Role / Timing Role: Open-drain NAND performs wired-AND logic aggregation with built-in hysteresis for stable edge detection. Use Value: Eliminates external Schmitt buffers and discrete MOSFETs while supporting mixed 3.3 V/5 V sensor voltages via overvoltage-tolerant inputs. |
| Hot-Swappable Module Detection | Legacy Bus Level Translation |
Use Scenario: Detecting presence and readiness of field-replaceable modules (e.g., motor driver cards) inserted into powered-backplane systems. IC Role / Device Role / Timing Role: Acts as voltage-agnostic presence detector with IOFF protection during insertion/removal sequences. Use Value: Withstands VCC = 0 V during hot-swap and tolerates 5.5 V on inputs before power-up - prevents latch-up or damage during transient states. |
Use Scenario: Translating 5 V TTL-level reset or enable signals from legacy controllers to 3.3 V FPGA or ASIC inputs. IC Role / Device Role / Timing Role: Functions as bidirectional voltage translator using open-drain output and external pull-up to target rail. Use Value: Delivers 4.9 ns propagation delay and 0.3–2.25 V hysteresis - preserves timing margins and eliminates false triggers in reset distribution networks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schmitt-trigger NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G135DBVR | Same SC-70-5 package; lower VCC min (1.65 V); no overvoltage tolerance beyond VCC + 0.5 V | Not suitable for 5 V → 3.3 V interfacing without external clamping; better for ultra-low-voltage battery-powered designs | Select when operating below 2.0 V or when strict 1.65–5.5 V rail compatibility is required without overvoltage stress |
| 74AUP1G135GW,125 | Smaller XSON-6 package (1.25 × 1.25 mm); higher hysteresis (0.45–2.4 V); IOFF not specified | Lacks IOFF and overvoltage tolerance - unsuitable for hot-swap or mixed-rail systems; preferred for space-critical wearables | Choose only for minimal footprint designs where partial power-down and 5.5 V tolerance are not required |
Compared with SN74LVC1G135DBVR and 74AUP1G135GW,125, the MC74VHC1G135DFT2 uniquely combines 5.5 V overvoltage tolerance, IOFF, and Schmitt hysteresis in SC-74A - making it the only option among the three qualified for industrial hot-swap and mixed-voltage interface applications without additional protection circuitry.
Availability
MC74VHC1G135DFT2 is available at Aetrix Electronics and suitable for industrial sensor interfaces, microcontroller GPIO expansion, hot-swappable module detection, and legacy bus level translation requiring stable component supply across extended temperature ranges (−55 °C to +125 °C).
Supply support for MC74VHC1G135DFT2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensing solutions for automotive, industrial, and cloud infrastructure markets.
The MC74VHC1G135DFT2 belongs to the VHC (Very High Speed CMOS) logic family, engineered for low-power, high-noise-immunity digital interfacing in harsh industrial and automotive environments where reliability across wide voltage and temperature ranges is critical.
FAQ
What is the maximum input voltage the MC74VHC1G135DFT2 can tolerate regardless of VCC?
The MC74VHC1G135DFT2 supports input voltages up to 5.5 V independently of the VCC supply level - confirmed in the Absolute Maximum Ratings table and reinforced by overvoltage-tolerant input structure design. This allows safe connection of 5 V signals to the device even when VCC is set to 3.3 V or 2.5 V, eliminating the need for external clamping diodes in mixed-voltage systems.
Does the MC74VHC1G135DFT2 support partial power-down operation?
Yes, the MC74VHC1G135DFT2 features IOFF circuitry that limits input/output leakage to ≤1.0 µA when VCC = 0 V, as specified in the DC Electrical Characteristics table. This enables safe use in modular systems where one section may be powered down while others remain active - preventing back-current flow and ensuring predictable behavior during hot-insertion events.
What is the typical propagation delay of the MC74VHC1G135DFT2 at 3.3 V supply?
At VCC = 3.3 V (within the 3.0–3.6 V range), the MC74VHC1G135DFT2 exhibits a typical propagation delay (tPZL/tPLZ) of 7.6 ns with CL = 15 pF, per the AC Electrical Characteristics table. This value reflects consistent timing performance across the industrial temperature range (−40 °C to +85 °C), with worst-case delay bounded at 14.0 ns under same conditions.
Can the MC74VHC1G135DFT2 drive a standard 10 kΩ pull-up resistor on a 3.3 V bus?
Yes - the MC74VHC1G135DFT2 can sink up to 8 mA at VCC = 3.0 V (DC Electrical Characteristics), which corresponds to a guaranteed low-level output voltage (VOL) ≤0.44 V when sinking 8 mA. Driving a 10 kΩ pull-up to 3.3 V draws only 0.33 mA, well within spec and ensuring robust logic-low assertion with margin.
Is the MC74VHC1G135DFT2 RoHS compliant and lead-free?
Yes, the MC74VHC1G135DFT2 is explicitly stated as Pb-free, halogen-free/BFR-free, and RoHS compliant in the datasheet Features section and ordering information. The "G" suffix in part marking (e.g., MC74VHC1G135DBVT1G) denotes RoHS-compliant packaging, and the device meets IPC-J-STD-609A Class 1 requirements for lead-free assembly.
MC74VHC1G135DFT2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- Schmitt Trigger, Open Drain
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- -, 8mA
- Input Logic Level - Low:
- 0.65V ~ 1.45V
- Input Logic Level - High:
- 2.25V ~ 3.7V
- Max Propagation Delay @ V, Max CL:
- 9.7ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-88A (SC-70-5/SOT-353)
MC74VHC1G135DFT2 FAQ
1.How can I place an order for MC74VHC1G135DFT2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74VHC1G135DFT2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74VHC1G135DFT2 reliable?
The price and inventory of MC74VHC1G135DFT2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHC1G135DFT2 is usually 5 days.
3.What payment methods are accepted for MC74VHC1G135DFT2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHC1G135DFT2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74VHC1G135DFT2?
MC74VHC1G135DFT2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74VHC1G135DFT2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74VHC1G135DFT2?
For technical support, including MC74VHC1G135DFT2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHC1G135DFT2 requirements.
6.How does Aetrix verify that MC74VHC1G135DFT2 is sourced from the original manufacturer or authorized distributors?
All MC74VHC1G135DFT2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHC1G135DFT2 meets industry standards.
7.What is the process for return or replacement of MC74VHC1G135DFT2?
All MC74VHC1G135DFT2 units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHC1G135DFT2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74VHC1G135DFT2 part is unused and in its original packaging.
Return procedure for MC74VHC1G135DFT2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74VHC1G135DFT2 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

