onsemi MC74VHC1G135DTT1
- Part No.:
- MC74VHC1G135DTT1
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
MC74VHC1G135DTT1.pdf
- Description:
- IC GATE NAND 1CH 2-INP 5TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,824
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74VHC1G135DTT1 from onsemi is a single 2-input Schmitt-trigger NAND gate with open-drain output, designed for level-shifting and noise-immune signal conditioning in mixed-voltage systems. It operates from 2.0 V to 5.5 V, delivers 4.9 ns propagation delay at 5 V (typ), supports ±8 mA drive at 3.0 V, and tolerates input/output voltages up to 5.5 V independent of VCC - enabling robust interfacing between 3 V and 5 V logic domains in industrial control and sensor interface circuits.
For engineers reviewing the MC74VHC1G135DTT1 datasheet, pinout, applications, or equivalent options, this page provides verified functional identity, SC-74A package mapping, validated Schmitt-trigger hysteresis values (VT+ = 3.85 V, VT− = 1.65 V at 5.5 V), open-drain output behavior, and IOFF partial power-down capability - all confirmed from onsemi's official Rev. 21 datasheet.
Technical Context
The MC74VHC1G135DTT1 implements a three-stage CMOS internal architecture with buffered output, delivering high noise immunity and stable switching. Its Schmitt-trigger inputs provide hysteresis (0.50 V typ at 5.5 V), eliminating chatter on slow or noisy signals, while the open-drain output allows wired-AND configuration and flexible pull-up voltage selection.
Input structures tolerate up to 5.5 V regardless of VCC, supporting 5 V-to-3 V bidirectional interfacing; IOFF functionality prevents current backflow when VCC = 0 V, enabling safe hot insertion and battery-backup operation without external isolation components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - enables direct use in both 3.3 V and 5 V systems without level shifters |
| tPD (typ) | 4.9 ns at 5 V, CL = 15 pF - supports >100 MHz toggle rates in noise-critical timing paths |
| VT+ / VT− | 3.85 V / 1.65 V at VCC = 5.5 V - 2.2 V hysteresis ensures reliable switching on slowly rising/falling analog-like signals |
| IOL (max) | 8 mA at 3.0 V - sufficient to drive LED indicators or standard TTL loads without external buffers |
| IOFF | ≤10 µA at VCC = 0 V - prevents back-powering of powered-down rails during partial system shutdown |
| Overvoltage Tolerance | Inputs/outputs rated to 5.5 V regardless of VCC - eliminates need for external clamping diodes in mixed-supply designs |
Pinout & Package
MC74VHC1G135DTT1 is housed in the SC-74A (SOT-753) surface-mount package: 3.00 mm × 1.50 mm × 0.95 mm body, 0.95 mm lead pitch, 5-terminal single-row layout with gull-wing leads. Pin 1 is marked by a dot or beveled edge per onsemi marking diagram.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Input B | Active-high Schmitt-trigger input; accepts 0–5.5 V regardless of VCC |
| 2 | Input A | Active-high Schmitt-trigger input; identical voltage tolerance and hysteresis as Pin 1 |
| 3 | GND | Ground reference for logic and power; must be low-impedance for stable noise immunity |
| 4 | Output Y | Open-drain output requiring external pull-up; sinks up to 8 mA at 3.0 V |
| 5 | VCC | Positive supply rail; powers internal logic and enables IOFF protection when at 0 V |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | 2.2 V hysteresis at 5.5 V enables clean digital output from slow-rising sensor outputs or RC-debounced switches |
| Open-drain output | Allows wired-AND bus topology and independent selection of pull-up voltage (e.g., 3.3 V pull-up with 1.8 V VCC) |
| IOFF partial power-down | Blocks current flow when VCC = 0 V, protecting unpowered sections during hot-swap or battery backup transitions |
| 5.5 V overvoltage tolerant I/O | Eliminates need for external voltage translators when interfacing legacy 5 V peripherals to modern 3 V microcontrollers |
Applications
| Industrial Sensor Interface | Microcontroller GPIO Expansion |
|---|---|
Use Scenario: Conditioning noisy analog switch or proximity sensor outputs before feeding into a 3.3 V MCU ADC or interrupt pin. IC Role / Device Role / Timing Role: Schmitt-trigger NAND acts as debounced digital buffer with hysteresis, converting slow/ringing signals into clean logic edges. Use Value: Prevents false triggering caused by EMI or mechanical bounce; eliminates need for external RC filters or software debouncing overhead. | Use Scenario: Extending limited GPIO count on an ARM Cortex-M0+ MCU using wired-AND interrupt aggregation. IC Role / Device Role / Timing Role: Open-drain NAND serves as active-low interrupt combiner, pulling shared IRQ line low when any of multiple sensors assert. Use Value: Reduces MCU pin count requirement by 3×; supports mixed-voltage sensor inputs (5 V encoders + 3.3 V temp sensors) on one bus. |
| Legacy System Level-Shifting | Power Sequencing Monitor |
Use Scenario: Interfacing a 5 V UART transceiver to a 3.3 V SoC without dedicated level translators. IC Role / Device Role / Timing Role: Acts as bidirectional voltage-tolerant logic gate, accepting 5 V inputs while operating from 3.3 V supply. Use Value: Enables drop-in replacement of obsolete 74LS logic; avoids redesign cost and PCB space of discrete MOSFET translators. | Use Scenario: Monitoring power-good signals from multiple DC-DC converters in an FPGA carrier board. IC Role / Device Role / Timing Role: NAND gate configured as active-low OR detects failure of any supply (Y = LOW if any input LOW). Use Value: Provides fail-fast detection with sub-10 ns response; IOFF protection prevents backfeed during converter startup sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schmitt-trigger NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G135DBVR | Same SC-70-5 package, but lower VCC min (1.65 V); hysteresis ~0.3 V smaller at 3.3 V | Optimized for ultra-low-voltage 1.8 V systems; less noise margin on slow signals than MC74VHC1G135DTT1 | Select when operating below 2.0 V or requiring tighter propagation delay matching to LVC family |
| 74AUP1G135GW,125 | Smaller 1.25 mm × 1.0 mm XSON-5 package; higher hysteresis (0.55 V typ at 3.3 V); ICC < 0.5 µA | Better suited for battery-powered IoT nodes where quiescent current and footprint are critical | Select when board space or standby current is constrained, and 3.3 V operation dominates |
Compared with SN74LVC1G135DBVR and 74AUP1G135GW,125, the MC74VHC1G135DTT1 offers superior noise immunity across 2.0–5.5 V operation and proven robustness in industrial temperature ranges (−55 °C to +125 °C), making it preferred for mixed-voltage control logic where reliability trumps minimal size or ultra-low ICC.
Availability
MC74VHC1G135DTT1 is available at Aetrix Electronics and suitable for industrial automation, sensor signal conditioning, and mixed-voltage interface design requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MC74VHC1G135DTT1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and IoT applications.
The MC74VHC1G135DTT1 belongs to the VHC (Very High Speed CMOS) logic family, engineered for high-speed, low-power operation with TTL-compatible performance and enhanced voltage tolerance - specifically targeting robust signal integrity in harsh or mixed-supply environments.
FAQ
What is the function of MC74VHC1G135DTT1?
The MC74VHC1G135DTT1 is a single 2-input Schmitt-trigger NAND gate with open-drain output. It performs logical NAND on two inputs and outputs a low-active signal only when both inputs are high; its Schmitt-trigger inputs reject noise, and the open-drain output supports wired-AND configurations. This exact behavior is defined in the onsemi datasheet Rev. 21, Figure 1 and Function Table.
Does MC74VHC1G135DTT1 support 5 V to 3.3 V level translation?
Yes, MC74VHC1G135DTT1 supports bidirectional level translation: its inputs tolerate up to 5.5 V regardless of VCC, and its open-drain output can be pulled up to any voltage ≤5.5 V. When powered from 3.3 V, it reliably accepts 5 V inputs and drives 5 V logic via external pull-up - confirmed by Absolute Maximum Ratings and Recommended Operating Conditions tables in the MC74VHC1G135 datasheet.
What is the hysteresis voltage of MC74VHC1G135DTT1 at 5.5 V supply?
At VCC = 5.5 V, the MC74VHC1G135DTT1 exhibits VT+ = 3.85 V (typ) and VT− = 1.65 V (typ), yielding a hysteresis voltage VH = 2.20 V (typ). These values are explicitly listed in the DC Electrical Characteristics table under "VH" and are measured across the full −55 °C to +125 °C operating range per onsemi datasheet Rev. 21, page 4.
Can MC74VHC1G135DTT1 be used with VCC = 0 V?
Yes, MC74VHC1G135DTT1 supports partial power-down: when VCC = 0 V, IOFF limits input/output leakage to ≤10 µA, preventing back-current into unpowered circuitry. This capability is specified in the DC Electrical Characteristics table and enables safe hot-insertion or battery-backup scenarios - a key differentiator from standard CMOS gates.
What package type does MC74VHC1G135DTT1 use?
MC74VHC1G135DTT1 uses the SC-74A (also known as SOT-753) package: a 5-pin, single-row surface-mount outline measuring 3.00 mm × 1.50 mm × 0.95 mm with 0.95 mm pitch. This is confirmed by the "ORDERING INFORMATION" section (page 7), mechanical drawing SC−74A−5, and pinout diagram (Figure 2) in the official onsemi datasheet.
MC74VHC1G135DTT1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- Schmitt Trigger, Open Drain
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- -, 8mA
- Input Logic Level - Low:
- 0.65V ~ 1.45V
- Input Logic Level - High:
- 2.25V ~ 3.7V
- Max Propagation Delay @ V, Max CL:
- 9.7ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
MC74VHC1G135DTT1 FAQ
1.How can I place an order for MC74VHC1G135DTT1 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74VHC1G135DTT1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74VHC1G135DTT1 reliable?
The price and inventory of MC74VHC1G135DTT1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHC1G135DTT1 is usually 5 days.
3.What payment methods are accepted for MC74VHC1G135DTT1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHC1G135DTT1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74VHC1G135DTT1?
MC74VHC1G135DTT1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74VHC1G135DTT1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74VHC1G135DTT1?
For technical support, including MC74VHC1G135DTT1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHC1G135DTT1 requirements.
6.How does Aetrix verify that MC74VHC1G135DTT1 is sourced from the original manufacturer or authorized distributors?
All MC74VHC1G135DTT1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHC1G135DTT1 meets industry standards.
7.What is the process for return or replacement of MC74VHC1G135DTT1?
All MC74VHC1G135DTT1 units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHC1G135DTT1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74VHC1G135DTT1 part is unused and in its original packaging.
Return procedure for MC74VHC1G135DTT1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74VHC1G135DTT1 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
