Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74VHC1G86DFT2G

Name: MC74VHC1G86DFT2G
Brand: onsemi
SKU: MC74VHC1G86DFT2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74VHC1G86DFT2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: MC74VHC1G86DFT2G.pdf

Description:: IC GATE XOR 1CH 2-INP SC88A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,108

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74VHC1G86DFT2G from onsemi is a single 2-input XOR gate in ultra-small SC-70-5 package, operating from 2.0 V to 5.5 V supply, with propagation delay of 3.5 ns (at V_CC = 5 V), CMOS-level input thresholds, and rail-to-rail output swing-used for digital logic arbitration, parity generation, and signal inversion in space-constrained portable instrumentation.

For engineers reviewing the MC74VHC1G86DFT2G datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility, propagation delay budget, SC-70 footprint constraints, and guaranteed high-speed CMOS logic performance across industrial temperature range.

Technical Context

The MC74VHC1G86DFT2G implements standard XOR Boolean logic (Y = A ⊕ B) using advanced silicon-gate CMOS technology, delivering TTL-compatible output drive while maintaining low static current (I_CC ≤ 2 µA at V_CC = 5 V). It features no internal pull-ups or pull-downs, requiring external termination for floating inputs.

Its input structure supports mixed-voltage interfacing: 5 V tolerant inputs when V_CC = 3.3 V, enabling interoperability with legacy 5 V logic without level shifters. The device is fully specified over −40 °C to +85 °C and meets JEDEC JESD78 Class II latch-up immunity.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	XOR gate: outputs HIGH only when inputs differ-enables parity checking and controlled signal inversion.
Supply Voltage Range	2.0 V to 5.5 V-supports direct interface with 3.3 V and 5 V systems without voltage translation.
Propagation Delay	3.5 ns max at V_CC = 5 V, CL = 50 pF-meets timing budgets in sub-10 ns logic paths.
Output Drive	±8 mA at V_CC = 4.5 V-drives one 74-series TTL load or up to 10 CMOS loads.
Input Threshold	V_IH = 0.65 × V_CC, V_IL = 0.35 × V_CC-ensures noise margin > 0.9 V at 5 V operation.
Operating Temperature	−40 °C to +85 °C-qualified for industrial-grade embedded control and sensor interface applications.

Pinout & Package

SC-70-5 (SOT-353) package: 1.25 mm × 2.1 mm footprint, 0.65 mm pitch, 0.9 mm height-designed for high-density PCB layouts in handheld and IoT edge devices.

Pin/Terminal	Circuit Role	Design Meaning
1	A Input	Active-HIGH logic input; accepts 0–V_CC signals with CMOS threshold levels.
2	B Input	Active-HIGH logic input; electrically identical to Pin 1, no internal biasing.
3	GND	Ground reference for all I/O and internal circuitry; must be connected directly to PCB ground plane.
4	Y Output	Push-pull CMOS output; sinks or sources current per logic state, rail-to-rail swing.
5	V_CC	Positive supply rail; decoupling capacitor (0.1 µF ceramic) required within 3 mm of this pin.

Key Features

Feature	Design Value
Ultra-small SC-70-5 package	Reduces board area by >60% vs. SOIC-5, enabling miniaturized sensor nodes and wearables.
5 V tolerant inputs at 3.3 V V_CC	Eliminates external level shifters when interfacing with 5 V microcontrollers or sensors.
Low dynamic power consumption	I_CC = 2 µA typical at 5 V/25 °C-extends battery life in always-on monitoring circuits.
Guaranteed latch-up immunity	JEDEC JESD78 Class II certified-prevents destructive failure under transient overvoltage events.

Applications

Parity Generator for Serial Data Links	Signal Inversion in Sensor Interface Circuits
Use Scenario: Generating odd/even parity bits for UART or SPI data frames in battery-powered telemetry modules. IC Role / Device Role / Timing Role: XOR gate computes cumulative parity across multiple data bits with deterministic 3.5 ns delay. Use Value: Enables error detection without adding latency or external components-critical for real-time sensor fusion.	Use Scenario: Inverting analog sensor output polarity before ADC sampling in medical patch monitors. IC Role / Device Role / Timing Role: Digital logic inverter stage synchronized with system clock edges to avoid metastability. Use Value: Maintains signal integrity through rail-to-rail CMOS output swing and 0.9 V noise margin at 3.3 V operation.
Microcontroller GPIO Expansion Logic	Hardware-Based State Machine Control
Use Scenario: Combining two MCU GPIOs to generate a third control signal for LED driver enable/disable sequencing. IC Role / Device Role / Timing Role: Combinational logic element implementing exclusive-OR decision path in power management state transitions. Use Value: Reduces firmware overhead and eliminates software polling delays-improves response time to fault conditions.	Use Scenario: Implementing reset synchronization between asynchronous clock domains in industrial PLC I/O modules. IC Role / Device Role / Timing Role: Glue logic component generating clean reset pulses aligned to local clock edges. Use Value: Prevents metastable reset assertion using deterministic propagation delay and CMOS-compatible thresholds.

Parity Generator for Serial Data Links

Signal Inversion in Sensor Interface Circuits

Use Scenario: Generating odd/even parity bits for UART or SPI data frames in battery-powered telemetry modules.

IC Role / Device Role / Timing Role: XOR gate computes cumulative parity across multiple data bits with deterministic 3.5 ns delay.

Use Value: Enables error detection without adding latency or external components-critical for real-time sensor fusion.

Use Scenario: Inverting analog sensor output polarity before ADC sampling in medical patch monitors.

IC Role / Device Role / Timing Role: Digital logic inverter stage synchronized with system clock edges to avoid metastability.

Use Value: Maintains signal integrity through rail-to-rail CMOS output swing and 0.9 V noise margin at 3.3 V operation.

Microcontroller GPIO Expansion Logic

Hardware-Based State Machine Control

Use Scenario: Combining two MCU GPIOs to generate a third control signal for LED driver enable/disable sequencing.

IC Role / Device Role / Timing Role: Combinational logic element implementing exclusive-OR decision path in power management state transitions.

Use Value: Reduces firmware overhead and eliminates software polling delays-improves response time to fault conditions.

Use Scenario: Implementing reset synchronization between asynchronous clock domains in industrial PLC I/O modules.

IC Role / Device Role / Timing Role: Glue logic component generating clean reset pulses aligned to local clock edges.

Use Value: Prevents metastable reset assertion using deterministic propagation delay and CMOS-compatible thresholds.

Equivalent & Alternatives

The following parts are listed as comparable options for similar XOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G86DBVR	Same SC-70-5 package, but V_CC range 1.65–5.5 V; slightly higher I_OH (−32 mA vs −8 mA).	Better drive strength suits heavier capacitive loads; lower min V_CC enables 1.8 V system integration.	Select when interfacing with 1.8 V logic or driving >50 pF traces-MC74VHC1G86DFT2G preferred for strict 2.0–5.5 V industrial compliance.
74AUP1G86GW,125	Smaller XSON-6 package (1.0 × 1.0 mm); V_CC = 0.8–3.6 V; propagation delay 6.2 ns (slower).	Optimized for ultra-low-power 1.2 V/1.8 V mobile SoC interfaces-not rated for 5 V operation.	Choose for sub-2 V battery-powered designs where size trumps speed; MC74VHC1G86DFT2G remains optimal for 3.3/5 V mixed-signal systems.

Compared with SN74LVC1G86DBVR and 74AUP1G86GW,125, the MC74VHC1G86DFT2G delivers balanced performance across 2.0–5.5 V with industrial temperature rating and proven robustness in sensor interface and control logic-making it the default choice where voltage flexibility and reliability outweigh extreme miniaturization or ultra-low-V_CC needs.

Availability

MC74VHC1G86DFT2G is available at Aetrix Electronics and suitable for portable instrumentation, industrial sensor nodes, and battery-powered telemetry systems requiring stable component supply and long-term manufacturability.

Supply support for MC74VHC1G86DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi is a global semiconductor leader delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The MC74VHC1G86DFT2G belongs to the VHC (Very High Speed CMOS) logic family-designed specifically for high-speed, low-power digital interfacing in space- and power-constrained embedded systems.

FAQ

What is the maximum operating frequency supported by the MC74VHC1G86DFT2G?

The MC74VHC1G86DFT2G does not specify a maximum clock frequency in its datasheet because it is a combinational logic gate-not a sequential device. Its usable toggle rate is determined by propagation delay: with t_PD = 3.5 ns (max at V_CC = 5 V), the theoretical maximum toggle frequency is ~140 MHz under ideal loading. Real-world performance depends on trace capacitance and fan-out; for reliable 50 MHz operation, keep load ≤ 30 pF and use proper decoupling.

Does the MC74VHC1G86DFT2G support 5 V logic inputs when powered from 3.3 V?

Yes, the MC74VHC1G86DFT2G features 5 V tolerant inputs. When V_CC = 3.3 V, inputs accept voltages up to 5.5 V without damage or clamping, enabling direct connection to 5 V microcontrollers, sensors, or legacy peripherals-no external level shifter required. This capability is explicitly verified in the Absolute Maximum Ratings and DC Electrical Characteristics tables of the official onsemi datasheet for MC74VHC1G86DFT2G.

What is the recommended PCB layout practice for the MC74VHC1G86DFT2G?

Place a 0.1 µF ceramic decoupling capacitor between V_CC (Pin 5) and GND (Pin 3) within 3 mm of the SC-70-5 package. Route inputs and outputs with controlled impedance (if needed) and minimize stub lengths to reduce ringing. Avoid routing high-speed signals adjacent to the device's ground pad. Use thermal relief for GND and V_CC pads during reflow. These practices ensure stable operation of the MC74VHC1G86DFT2G across its full −40 °C to +85 °C range.

Is the MC74VHC1G86DFT2G RoHS compliant and lead-free?

Yes, the MC74VHC1G86DFT2G is RoHS compliant and lead-free. It meets EU Directive 2011/65/EU and is manufactured with lead-free terminations and halogen-free molding compound. The "G" suffix in the part number indicates green (RoHS-compliant) packaging. Full compliance documentation-including material declarations and test reports-is available via onsemi's Quality & Reliability portal for MC74VHC1G86DFT2G.

Can the MC74VHC1G86DFT2G be used in automotive applications?

The MC74VHC1G86DFT2G is qualified for industrial temperature range (−40 °C to +85 °C) but is not AEC-Q100 qualified. While it may function in non-safety-critical automotive cabin modules, onsemi does not recommend or warrant its use in automotive applications requiring AEC-Q100 Grade 2 or Grade 3 qualification. For such use cases, consider the automotive-qualified AEC-Q100 version MC74VHC1G86DTT1G instead of MC74VHC1G86DFT2G.

MC74VHC1G86DFT2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74VHC

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: XOR (Exclusive OR)

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 8mA, 8mA

Input Logic Level - Low:: 0.5V ~ 1.65V

Input Logic Level - High:: 1.5V ~ 3.85V

Max Propagation Delay @ V, Max CL:: 8.8ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SC-88A (SC-70-5/SOT-353)

MC74VHC1G86DFT2G FAQ

1.How can I place an order for MC74VHC1G86DFT2G through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74VHC1G86DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74VHC1G86DFT2G reliable?

The price and inventory of MC74VHC1G86DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHC1G86DFT2G is usually 5 days.

3.What payment methods are accepted for MC74VHC1G86DFT2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHC1G86DFT2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74VHC1G86DFT2G?

MC74VHC1G86DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74VHC1G86DFT2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74VHC1G86DFT2G?

For technical support, including MC74VHC1G86DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHC1G86DFT2G requirements.

6.How does Aetrix verify that MC74VHC1G86DFT2G is sourced from the original manufacturer or authorized distributors?

All MC74VHC1G86DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHC1G86DFT2G meets industry standards.

7.What is the process for return or replacement of MC74VHC1G86DFT2G?

All MC74VHC1G86DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHC1G86DFT2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74VHC1G86DFT2G part is unused and in its original packaging.

Return procedure for MC74VHC1G86DFT2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…