onsemi MC74VHC1GT00P5T5G
- Part No.:
- MC74VHC1GT00P5T5G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- SOT-953
- Datasheet:
-
MC74VHC1GT00P5T5G.pdf
- Description:
- IC GATE NAND 1CH 2-INP SOT953
- Quantity:
- Payment:

- Shipping:

Inventory:2,880
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74VHC1GT00P5T5G from onsemi is a single 2-input NAND gate with TTL-level input thresholds, designed for 2.0 V to 5.5 V operation in SOT-953 (5-pin) package. It delivers 3.5 ns typical propagation delay at 5 V, supports 8 mA output drive at 3.0 V, and features over-voltage tolerant inputs/outputs up to 5.5 V - enabling robust 3 V/5 V mixed-supply interfacing in portable logic systems.
For engineers reviewing the MC74VHC1GT00P5T5G datasheet, pinout, applications, or equivalent options, key selection criteria include TTL-compatible VIH/VIL thresholds (1.4 V/0.45 V at 3.0 V), IOFF partial power-down protection, and SOT-953 footprint compatibility with space-constrained PCB layouts.
Technical Context
The MC74VHC1GT00P5T5G implements standard CMOS NAND logic with TTL-level input voltage thresholds - VIH = 1.4 V (min) and VIL = 0.45 V (max) at VCC = 3.0 V - distinguishing it from the CMOS-threshold MC74VHC1G00 variant. Its input structure tolerates voltages up to 5.5 V independent of VCC, allowing safe level-shifting between 3 V and 5 V domains.
Output stages support active-drive capability (±8 mA at 3.0 V) and retain over-voltage tolerance even when VCC = 0 V. The device includes IOFF circuitry that disables I/O paths during power-down, preventing back-driving and signal contention in partial-power-down systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - enables direct use across 2.5 V, 3.3 V, and 5 V logic families without level shifters. |
| tPD (Typ) | 3.5 ns at 5 V - ensures fast timing closure in high-speed digital control paths and clocked logic chains. |
| VIH / VIL | 1.4 V / 0.45 V (min/max) at 3.0 V - guarantees reliable recognition of TTL-compatible input signals in mixed-voltage systems. |
| IOL / IOH | 8 mA sink/source at 3.0 V - drives multiple 74-series or modern logic inputs without external buffering. |
| Input/Output Voltage Tolerance | Up to 5.5 V regardless of VCC - eliminates risk of damage during hot insertion, battery backup, or supply sequencing mismatches. |
| IOFF Support | Active when VCC = 0 V - prevents current leakage and bus contention in powered-down subsystems. |
| Operating Temperature | −55 °C to +125 °C - qualified for industrial and extended-temperature embedded applications. |
Pinout & Package
SOT-953 (5-pin, 1.00 mm × 0.80 mm × 0.37 mm, 0.35 mm pitch) surface-mount package with exposed pad option; optimized for high-density PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A (Input) | First NAND input; accepts TTL- or CMOS-level signals up to 5.5 V regardless of VCC. |
| 2 | GND | Ground reference for logic and power; required for proper IOFF activation and noise immunity. |
| 3 | B (Input) | Second NAND input; electrically identical to Pin 1 with same over-voltage tolerance. |
| 4 | Y (Output) | Inverted AND output; drives loads up to 8 mA while maintaining VOL ≤ 0.44 V at 3.0 V. |
| 5 | VCC | Positive supply; powers internal logic and enables output drive strength scaling with voltage. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-level input thresholds | Ensures interoperability with legacy 74LS/74F outputs and microcontroller GPIOs lacking CMOS rail-to-rail swing. |
| Over-voltage tolerant I/O (5.5 V) | Eliminates need for external clamping diodes when interfacing 5 V sensors or peripherals to 3.3 V controllers. |
| IOFF partial power-down protection | Prevents back-current flow and bus conflicts when VCC is off but system signals remain active - critical for modular hot-swap designs. |
| Low propagation delay (3.5 ns typ @ 5 V) | Supports >100 MHz toggle rates in re-timing or synchronization circuits without added latency. |
| Pb-Free, RoHS-compliant packaging | Meets global environmental compliance requirements for industrial, automotive, and consumer electronics manufacturing. |
Applications
| Industrial Control Logic | Portable Device Power Sequencing |
|---|---|
|
Use Scenario: Discrete logic for enable/disable handshaking between MCU and peripheral ICs in PLC I/O modules. IC Role / Device Role / Timing Role: NAND gate implementing active-low chip select arbitration with dual input control. Use Value: TTL thresholds ensure compatibility with older 5 V sensor interfaces while operating from 3.3 V MCU rails - reducing BOM count and board area. |
Use Scenario: Power-good coordination between battery management IC and application processor in wearables. IC Role / Device Role / Timing Role: Inverting logic element generating reset pulse based on dual voltage monitor outputs. Use Value: IOFF protection prevents reverse current from powered peripherals into unpowered PMIC domains during sleep transitions. |
| Automotive Body Electronics | IoT Sensor Node Signal Conditioning |
|
Use Scenario: Window lift control logic combining door lock status and switch input to prevent unintended actuation. IC Role / Device Role / Timing Role: Safety-critical NAND gate performing hardware-enforced interlock before motor driver activation. Use Value: −55 °C to +125 °C rating and over-voltage tolerance accommodate under-hood thermal cycling and load-dump transients. |
Use Scenario: Wake-up signal combiner aggregating motion, light, and proximity sensor triggers in battery-powered edge nodes. IC Role / Device Role / Timing Role: Low-power logic gate enabling ultra-low-quiescent-current sleep mode entry via multi-sensor OR function (using NAND + inversion). Use Value: 1.0 μA max ICC at 2.0 V allows continuous monitoring with sub-μA average current draw over duty-cycled operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar single 2-input NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC74VHC1G00P5T5G | CMOS-level input thresholds (VIH = 2.1 V min at 3.0 V); otherwise identical AC/DC specs and pinout. | Requires full CMOS-swing inputs; unsuitable for direct connection to 5 V TTL outputs or open-collector drivers. | Select when interfacing exclusively with modern 3.3 V logic families (e.g., ARM GPIO, FPGA I/O) with rail-to-rail output swing. |
| SN74LVC1G00DBVR | Wider VCC range (1.65–5.5 V); lower tPD (3.1 ns typ @ 3.3 V); no IOFF support; different pinout (Pin 1 = A, Pin 2 = GND, Pin 3 = B, Pin 4 = Y, Pin 5 = VCC). | Lacks power-down isolation; not suitable for partial-power-down architectures requiring back-drive prevention. | Choose for lowest propagation delay in always-on 3.3 V systems where IOFF is unnecessary and layout allows pinout adaptation. |
Compared with MC74VHC1GT00P5T5G, MC74VHC1G00P5T5G offers higher noise immunity with CMOS thresholds but sacrifices TTL compatibility, while SN74LVC1G00DBVR improves speed and supply flexibility at the cost of IOFF functionality and requires PCB redesign due to non-identical pin assignment.
Availability
MC74VHC1GT00P5T5G is available at Aetrix Electronics and suitable for industrial control logic, portable device power sequencing, automotive body electronics, and IoT sensor node signal conditioning requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for MC74VHC1GT00P5T5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications.
The MC74VHC1GT00P5T5G belongs to the VHC1G ultra-small logic family, engineered for space-constrained, mixed-voltage digital interface applications where reliability, low power, and robust level-shifting are essential.
FAQ
What is the input voltage threshold behavior of the MC74VHC1GT00P5T5G?
The MC74VHC1GT00P5T5G features TTL-level input thresholds: VIH is 1.4 V (min) and VIL is 0.45 V (max) at VCC = 3.0 V. This allows reliable recognition of standard TTL output levels (e.g., 74LS, 74F) without external level translation. These thresholds are confirmed in the DC Electrical Characteristics table for MC74VHC1GT00 on page 5 of the datasheet, and apply directly to the MC74VHC1GT00P5T5G variant.
Does the MC74VHC1GT00P5T5G support partial power-down operation?
Yes, the MC74VHC1GT00P5T5G includes IOFF circuitry that disables both input and output paths when VCC = 0 V. This prevents back-current flow and bus contention in systems where some sections remain powered while others are shut down. The feature is explicitly documented in the Features section and verified in the DC Electrical Characteristics table under IOFF parameter (1.0 µA max at 0 V).
What is the maximum propagation delay of the MC74VHC1GT00P5T5G across its operating range?
The MC74VHC1GT00P5T5G has a maximum propagation delay of 11.0 ns (tPLH/tPHL) at VCC = 3.0–3.6 V, CL = 15 pF, and TA = −55 °C to +125 °C. At 4.5–5.5 V and same conditions, max delay is 8.0 ns. These values are specified in the AC Electrical Characteristics table on page 5 and reflect worst-case performance under full temperature and voltage range.
Can the MC74VHC1GT00P5T5G safely interface a 5 V sensor output to a 3.3 V microcontroller input?
Yes - the MC74VHC1GT00P5T5G inputs tolerate up to 5.5 V regardless of VCC, so a 5 V sensor output can be directly connected to Pin 1 or Pin 3 without clamping or attenuation. Its TTL thresholds ensure correct logic interpretation, and the output swings rail-to-rail (0 V to VCC), making it compatible with 3.3 V MCU inputs. This capability is confirmed in the "Inputs/Outputs Over-Voltage Tolerant" feature and Maximum Ratings table.
Is the MC74VHC1GT00P5T5G pin-compatible with other SOT-953 logic gates?
No - the MC74VHC1GT00P5T5G uses a specific SOT-953 pinout (Pin 1 = A, Pin 2 = GND, Pin 3 = B, Pin 4 = Y, Pin 5 = VCC) that differs from common alternatives like SN74LVC1G00DBVR (Pin 1 = A, Pin 2 = GND, Pin 3 = B, Pin 4 = Y, Pin 5 = VCC - same order) but is not guaranteed to match all SOT-953 logic devices. Always verify pin assignment per datasheet; this exact mapping is shown in Figure 2 (SOT-953) on page 2 of the MC74VHC1G00/MC74VHC1GT00 datasheet.
MC74VHC1GT00P5T5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- SOT-953
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- NAND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.28V ~ 0.8V
- Input Logic Level - High:
- 1V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-953
MC74VHC1GT00P5T5G FAQ
1.How can I place an order for MC74VHC1GT00P5T5G through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74VHC1GT00P5T5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74VHC1GT00P5T5G reliable?
The price and inventory of MC74VHC1GT00P5T5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHC1GT00P5T5G is usually 5 days.
3.What payment methods are accepted for MC74VHC1GT00P5T5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHC1GT00P5T5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74VHC1GT00P5T5G?
MC74VHC1GT00P5T5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74VHC1GT00P5T5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74VHC1GT00P5T5G?
For technical support, including MC74VHC1GT00P5T5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHC1GT00P5T5G requirements.
6.How does Aetrix verify that MC74VHC1GT00P5T5G is sourced from the original manufacturer or authorized distributors?
All MC74VHC1GT00P5T5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHC1GT00P5T5G meets industry standards.
7.What is the process for return or replacement of MC74VHC1GT00P5T5G?
All MC74VHC1GT00P5T5G units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHC1GT00P5T5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74VHC1GT00P5T5G part is unused and in its original packaging.
Return procedure for MC74VHC1GT00P5T5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74VHC1GT00P5T5G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

