onsemi MC74VHC1GT02DFT2G
- Part No.:
- MC74VHC1GT02DFT2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
MC74VHC1GT02DFT2G.pdf
- Description:
- SINGLE 2-INPUT NOR GATE TTL LEVE
- Quantity:
- Payment:

- Shipping:

Inventory:1,801
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74VHC1GT02DFT2G from onsemi is a single 2-input NOR gate with TTL-level input thresholds, designed for 2.0 V to 5.5 V operation, delivering 3.5 ns typical propagation delay at 5 V, ±8 mA output drive at 3.0 V, and over-voltage tolerant inputs/outputs up to 5.5 V - used in level-shifting logic interfaces between 3 V and 5 V subsystems.
For engineers reviewing the MC74VHC1GT02DFT2G datasheet, pinout, applications, or equivalent options, key selection criteria include input threshold compatibility (TTL vs CMOS), IOFF partial power-down support, SC-88A package footprint, and AEC-Q100 qualification for automotive-grade designs.
Technical Context
The MC74VHC1GT02DFT2G implements a standard two-input NOR logic function with active-low outputs, using advanced high-speed CMOS process technology. Its TTL-compatible input thresholds (VIH = 1.4 V min at 3.0 V VCC; VIL = 0.45 V max) enable direct interfacing with legacy 5 V TTL outputs while operating from 3 V supplies.
Input and output structures tolerate voltages up to 5.5 V independent of VCC, supporting mixed-voltage domain communication. The IOFF feature ensures high-impedance outputs during power-down, preventing back-driving when VCC = 0 V - critical for hot-swap and battery-backup systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - supports single-supply operation across 3 V and 5 V logic families without level translators. |
| tPD (Typ) | 3.5 ns at 5 V, CL = 15 pF - enables high-speed signal routing in compact timing-critical control paths. |
| IOH/IOL | ±8 mA at 3.0 V - drives multiple 74-series inputs or small capacitive loads without external buffers. |
| Input Thresholds | VIH = 1.4 V, VIL = 0.45 V at 3.0 V - matches TTL logic levels, ensuring reliable recognition of 5 V signals at 3 V supply. |
| Over-Voltage Tolerance | Inputs/outputs rated to 5.5 V regardless of VCC - eliminates need for external clamping diodes in mixed-rail interfaces. |
| IOFF Support | Active when VCC = 0 V - prevents current leakage and bus contention during partial power-down sequences. |
| Operating Temp | −55 °C to +125 °C - qualified for extended industrial and automotive under-hood environments. |
Pinout & Package
MC74VHC1GT02DFT2G is packaged in SC-88A (Case 419A), a 5-pin surface-mount package measuring 2.00 mm × 1.25 mm × 0.95 mm with 0.65 mm pitch. Pin 1 is marked by a dot or beveled edge per JEDEC MO-178.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | B | Second logic input - accepts TTL- or CMOS-level signals; over-voltage tolerant to 5.5 V. |
| 2 | A | First logic input - identical electrical characteristics to Pin 1; enables standard NOR truth table implementation. |
| 3 | GND | Ground reference - must be connected to system common; IOFF behavior active when VCC = 0 V but GND remains grounded. |
| 4 | Y | Output - active-low NOR result (Y = NOT(A OR B)); capable of sourcing/sinking ±8 mA at 3.0 V. |
| 5 | VCC | Positive supply - powers internal logic; IOFF disables output drivers when VCC = 0 V, isolating Y from bus. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-level input thresholds | Enables direct connection to 5 V TTL outputs while operating from 3 V supply - no external level shifter required. |
| IOFF partial power-down protection | Maintains high-impedance output state when VCC is removed - prevents back-current flow in multi-rail systems. |
| Over-voltage tolerant I/O (5.5 V) | Allows safe interfacing between 5 V microcontrollers and 3 V FPGAs without risk of latch-up or damage. |
| SC-88A ultra-small footprint | 2.00 mm × 1.25 mm area saves PCB space in dense portable and automotive ECUs where board real estate is constrained. |
| AEC-Q100 qualified (Grade 1) | Validated for automotive applications including body control modules and infotainment power sequencing logic. |
Applications
| Automotive Body Control Unit | Industrial PLC Input Conditioning |
|---|---|
|
Use Scenario: Signal conditioning for door lock actuator enable lines receiving mixed 5 V sensor outputs and 3.3 V MCU control signals. IC Role / Device Role / Timing Role: Level-translating NOR gate implementing active-low enable logic with fail-safe deactivation on invalid input combinations. Use Value: Eliminates discrete resistor-divider networks and reduces BOM count while maintaining AEC-Q100 compliance and thermal robustness. |
Use Scenario: Debouncing and OR-ing of multiple emergency stop inputs before feeding into a safety-rated controller. IC Role / Device Role / Timing Role: Single-gate logic combiner providing deterministic low-state output only when all inputs are low - used in hardware interlock chains. Use Value: Delivers sub-4 ns propagation delay and guaranteed noise immunity via over-voltage-tolerant inputs in electrically noisy factory environments. |
| USB-C Power Delivery Sequencing | Medical Sensor Interface Module |
|
Use Scenario: Coordinating VBUS enable and CC line detection logic in portable chargers where 5 V USB signaling and 3.3 V MCU coexist. IC Role / Device Role / Timing Role: NOR-based priority encoder detecting simultaneous CC1/CC2 assertion to select correct power role configuration. Use Value: SC-88A package fits within tight layout constraints near USB-C connectors; IOFF prevents backfeed during power state transitions. |
Use Scenario: Interfacing legacy 5 V analog front-end sensors to low-power 3 V medical SoCs in wearable ECG monitors. IC Role / Device Role / Timing Role: Voltage-domain isolation gate ensuring sensor data validity flags are correctly interpreted despite supply rail mismatch. Use Value: 125 °C max operating temperature supports sterilization cycles; Pb-free/RoHS compliance meets IEC 60601-1 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar single 2-input NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G02DBVR | CMOS input thresholds (VIH = 2.1 V at 3.3 V); slightly higher tPD (4.5 ns typ); same SC-70-5 package. | Requires compatible CMOS-level drivers; less suitable for direct 5 V TTL input interfacing. | Select when system uses uniform 3.3 V CMOS logic and lower static current (ICC = 10 µA) is prioritized over TTL compatibility. |
| 74AUP1G02GW,125 | Ultra-low power (ICC = 0.9 µA typ); wider VCC range (0.8–3.6 V); slower tPD (10.2 ns typ at 3.3 V). | Not rated for 5.5 V over-voltage tolerance; unsuitable for mixed 5 V/3 V interfaces. | Prefer for battery-powered IoT nodes where nanowatt quiescent consumption outweighs speed and voltage flexibility. |
Compared with SN74LVC1G02DBVR and 74AUP1G02GW,125, the MC74VHC1GT02DFT2G uniquely combines TTL input compatibility, 5.5 V I/O tolerance, and AEC-Q100 qualification - making it the only choice for automotive and industrial mixed-voltage NOR logic requiring robustness and drop-in reliability without redesign.
Availability
MC74VHC1GT02DFT2G is available at Aetrix Electronics and suitable for automotive body control units, industrial PLC input conditioning, USB-C power delivery sequencing, and medical sensor interface modules requiring stable component supply, long-term lifecycle assurance, and AEC-Q100-compliant sourcing.
Supply support for MC74VHC1GT02DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient technologies for automotive, industrial, cloud, medical, and IoT applications.
The MC74VHC1GT02DFT2G belongs to the VHC1G ultra-small logic family, engineered for space-constrained, mixed-voltage digital interfaces where reliability, speed, and compatibility across legacy and modern logic families are essential.
FAQ
What is the input voltage threshold behavior of MC74VHC1GT02DFT2G?
The MC74VHC1GT02DFT2G features TTL-compatible input thresholds: VIH is 1.4 V minimum and VIL is 0.45 V maximum at VCC = 3.0 V. This allows it to reliably recognize standard 5 V TTL output levels while operating from a 3 V supply - unlike CMOS-threshold variants such as MC74VHC1G02. These values are specified across −55 °C to +125 °C and ensure robust noise margin in electrically noisy environments.
Does MC74VHC1GT02DFT2G support partial power-down operation?
Yes, MC74VHC1GT02DFT2G supports IOFF functionality: when VCC = 0 V, the outputs enter a high-impedance state regardless of input voltage, preventing back-current flow. This is confirmed in the datasheet's DC Electrical Characteristics table under "IOFF Power Off Leakage Current" and is critical for hot-swap and battery-backed systems where rails power up/down asynchronously.
Which package does MC74VHC1GT02DFT2G use, and what are its dimensions?
MC74VHC1GT02DFT2G uses the SC-88A (also known as SC-70-5 or SOT-353) package, case number 419A. Its dimensions are 2.00 mm × 1.25 mm × 0.95 mm with 0.65 mm lead pitch. Pin 1 is identified by a beveled edge or marking dot, and the device is Pb-free, halogen-free, and RoHS compliant per the datasheet revision history and ordering information.
Is MC74VHC1GT02DFT2G qualified for automotive applications?
Yes, MC74VHC1GT02DFT2G is AEC-Q100 qualified (Grade 1, −40 °C to +125 °C ambient) and PPAP capable. The datasheet explicitly lists "-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable" in the Features section and includes Q-suffix part numbers (e.g., MC74VHC1GT02DFT2G-Q*) in the Ordering Information table.
What is the maximum propagation delay of MC74VHC1GT02DFT2G at 3.3 V?
At VCC = 3.3 V and CL = 15 pF, the MC74VHC1GT02DFT2G has a maximum propagation delay (tPLH/tPHL) of 11.0 ns over the full operating temperature range (−55 °C to +125 °C), with a typical value of 7.9 ns. This is specified in the AC Electrical Characteristics table and applies to both input-to-output transitions under loaded conditions relevant to real-world PCB trace capacitance.
MC74VHC1GT02DFT2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- NOR Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.28V ~ 0.8V
- Input Logic Level - High:
- 1V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-88A (SC-70-5/SOT-353)
MC74VHC1GT02DFT2G FAQ
1.How can I place an order for MC74VHC1GT02DFT2G through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74VHC1GT02DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74VHC1GT02DFT2G reliable?
The price and inventory of MC74VHC1GT02DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHC1GT02DFT2G is usually 5 days.
3.What payment methods are accepted for MC74VHC1GT02DFT2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHC1GT02DFT2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74VHC1GT02DFT2G?
MC74VHC1GT02DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74VHC1GT02DFT2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74VHC1GT02DFT2G?
For technical support, including MC74VHC1GT02DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHC1GT02DFT2G requirements.
6.How does Aetrix verify that MC74VHC1GT02DFT2G is sourced from the original manufacturer or authorized distributors?
All MC74VHC1GT02DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHC1GT02DFT2G meets industry standards.
7.What is the process for return or replacement of MC74VHC1GT02DFT2G?
All MC74VHC1GT02DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHC1GT02DFT2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74VHC1GT02DFT2G part is unused and in its original packaging.
Return procedure for MC74VHC1GT02DFT2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74VHC1GT02DFT2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

