onsemi MC74VHC1GT125MU1TCG
- Part No.:
- MC74VHC1GT125MU1TCG
- Manufacturer:
- onsemi
- Package:
- 6-UFDFN
- Datasheet:
-
MC74VHC1GT125MU1TCG.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,358
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74VHC1GT125MU1TCG from onsemi is a single non-inverting 3-state buffer with TTL-level input thresholds, designed for level-shifting between 2.0 V and 5.5 V logic domains. It delivers 3.5 ns typical propagation delay at 5 V, supports ±8 mA output drive at 3.0 V, and features over-voltage tolerant inputs/outputs up to 5.5 V - enabling safe interfacing of 5 V circuits to 3 V systems in portable and mixed-voltage embedded designs.
For engineers reviewing the MC74VHC1GT125MU1TCG datasheet, pinout, applications, or equivalent options, key selection considerations include its TTL-compatible VIH/VIL thresholds (1.4 V / 0.45 V at 3.0 V), IOFF partial power-down protection, UDFN6 1.45 × 1.0 mm package with 0.5 mm pitch, and guaranteed operation from −55 °C to +125 °C.
Technical Context
The MC74VHC1GT125MU1TCG implements a three-stage CMOS buffer architecture with a controlled-impedance 3-state output stage, delivering high noise immunity and stable rail-to-rail switching. Its input structure withstands voltages up to 5.5 V independent of VCC, and its output stage remains protected even when VCC = 0 V or VOUT exceeds VCC - critical for hot-swap and battery-backup scenarios.
This device operates across 2.0 V–5.5 V supply range with guaranteed AC performance: tPLH/tPHL ≤ 5.5 ns (CL = 15 pF, VCC = 4.5–5.5 V), tPZL/tPLZ ≤ 6.8 ns, and tPZH/tPHZ ≤ 5.1 ns. Input leakage remains ≤ ±1.0 µA over full temperature range, and IOFF limits power-off current to ≤10 µA, supporting robust partial-power-down system design.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - enables direct use in both 3.3 V and 5 V systems without level translators. |
| tPD (Typ) | 3.5 ns at 5 V, CL = 15 pF - ensures minimal signal delay in high-speed control and data paths. |
| VIH / VIL | 1.4 V / 0.45 V at VCC = 3.0 V - TTL-compatible thresholds allow seamless integration with legacy 5 V microcontrollers and peripherals. |
| IOFF | ≤10 µA at VCC = 0 V - prevents back-driving and current leakage during power sequencing or standby modes. |
| Over-Voltage Tolerance | Inputs/outputs rated to 5.5 V regardless of VCC - eliminates need for external clamping diodes in mixed-supply interfaces. |
| Operating Temp | −55 °C to +125 °C - qualified for automotive under-hood, industrial control, and extended-temperature embedded applications. |
| Package | UDFN6, 1.45 × 1.0 mm, 0.5 mm pitch - ultra-compact footprint ideal for space-constrained PCB layouts and portable electronics. |
Pinout & Package
MC74VHC1GT125MU1TCG is housed in a 6-pin UDFN package (Case 517AQ) with exposed thermal pad, measuring 1.45 mm × 1.0 mm × 0.5 mm and featuring 0.5 mm lead pitch. Pin 1 is marked by a dot or beveled edge per JEDEC MO-229 standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OE (Output Enable) | Active-low control: drives Y to high-impedance when low; enables buffer when high. |
| 2 | A (Input) | Non-inverting data input with TTL-level thresholds and 5.5 V over-voltage tolerance. |
| 3 | GND | Ground reference for all internal circuitry and I/O structures. |
| 4 | Y (Output) | 3-state buffered output with ±8 mA drive capability and over-voltage protection. |
| 5 | NC | No-connect terminal - electrically isolated and must remain unconnected. |
| 6 | VCC | Positive supply input; powers internal logic and defines output voltage swing. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-level input thresholds | VIH = 1.4 V, VIL = 0.45 V at 3.0 V - ensures reliable recognition of standard 5 V TTL outputs in 3 V systems. |
| IOFF partial power-down protection | Leakage ≤10 µA when VCC = 0 V - prevents unintended current flow during power sequencing or sleep states. |
| Over-voltage tolerant I/O | Withstands 5.5 V on A, Y, OE pins regardless of VCC - eliminates external protection components in mixed-rail interfaces. |
| Ultra-small UDFN6 package | 1.45 × 1.0 mm footprint with 0.5 mm pitch - reduces board area by >40% vs. SC-74A and supports high-density routing. |
| Extended temperature operation | Functional across −55 °C to +125 °C - meets requirements for automotive engine control, industrial PLCs, and outdoor equipment. |
Applications
| Industrial Sensor Interface | Automotive Body Control Module |
|---|---|
|
Use Scenario: Interfacing 5 V analog sensor outputs to a 3.3 V microcontroller ADC input while maintaining signal integrity during power cycling. IC Role / Device Role / Timing Role: Level-shifting 3-state buffer isolating sensor domain from MCU domain; enables controlled enable/disable during MCU reset. Use Value: Eliminates need for discrete resistor dividers or dedicated level translators; IOFF prevents backfeed when MCU is powered down. |
Use Scenario: Driving LED status indicators from a 3.3 V CAN controller while sharing a 5 V supply rail with other vehicle subsystems. IC Role / Device Role / Timing Role: Non-inverting buffer with fast 3.5 ns propagation ensures precise timing for indicator strobing and fault signaling. Use Value: Over-voltage tolerance allows direct connection to 5 V LED strings without series resistors or voltage translation. |
| Portable Medical Device Data Path | IoT Edge Node Power Management |
|
Use Scenario: Isolating a 5 V UART transceiver from a 3 V ultra-low-power application processor during deep-sleep mode. IC Role / Device Role / Timing Role: 3-state gate controlling data path visibility; OE synchronized to processor wake-up signal. Use Value: IOFF and <10 µA off-state leakage minimize quiescent current, extending battery life in wearable diagnostics units. |
Use Scenario: Enabling/disabling communication lines (I²C, SPI) between a 3.3 V SoC and peripheral sensors during firmware updates. IC Role / Device Role / Timing Role: Signal isolation switch with sub-7 ns enable/disable times ensuring glitch-free bus reconfiguration. Use Value: Fast tPZH/tPHZ (≤5.1 ns) and tPZL/tPLZ (≤6.8 ns) prevent bus contention during dynamic power domain switching. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar non-inverting 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125DBVR | CMOS-level inputs (VIH = 2.1 V at 3.3 V); slightly higher ICC (max 10 µA vs. 40 µA for MC74VHC1GT125). | Better suited for 3.3 V-only systems; lacks native TTL compatibility for 5 V interface scenarios. | Select when interfacing exclusively with 3.3 V logic and lower static current is prioritized over mixed-voltage flexibility. |
| 74AUP1G125GW,125 | Lower VCC range (0.8–3.6 V); 3.7 ns tPD at 3.3 V; no 5.5 V over-voltage tolerance on I/O. | Optimized for ultra-low-power, single-supply 1.8 V/3.3 V designs; not suitable for 5 V interface or hot-swap use cases. | Choose for battery-powered IoT nodes where sub-1 µA ICC and 0.8 V operation are required, and 5 V compatibility is unnecessary. |
Compared with SN74LVC1G125DBVR and 74AUP1G125GW,125, the MC74VHC1GT125MU1TCG uniquely combines TTL-level input compatibility, 5.5 V over-voltage tolerance, and −55 °C to +125 °C operation - making it the only option among the three qualified for automotive-grade mixed-supply signal conditioning without external protection.
Availability
MC74VHC1GT125MU1TCG is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control modules, portable medical devices, and IoT edge node power management requiring stable component supply across extended temperature ranges and mixed-voltage environments.
Supply support for MC74VHC1GT125MU1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The MC74VHC1GT125MU1TCG belongs to onsemi's VHC logic family - engineered for high-speed, low-power, mixed-voltage interoperability in space-constrained embedded systems requiring robust signal integrity and extended temperature reliability.
FAQ
What is the input voltage threshold behavior of the MC74VHC1GT125MU1TCG?
The MC74VHC1GT125MU1TCG features TTL-level input thresholds: VIH = 1.4 V and VIL = 0.45 V at VCC = 3.0 V. This allows reliable recognition of standard 5 V TTL logic levels when operating from a 3.3 V supply. The thresholds scale with VCC but maintain TTL compatibility across the full 2.0–5.5 V range, unlike CMOS-input variants such as the MC74VHC1G125.
Does the MC74VHC1GT125MU1TCG support hot-swap or partial power-down operation?
Yes, the MC74VHC1GT125MU1TCG supports partial power-down via its IOFF feature: when VCC = 0 V, input and output leakage is limited to ≤10 µA, preventing back-current into powered domains. Its inputs and outputs tolerate up to 5.5 V regardless of VCC state - enabling safe hot-insertion in modular systems and battery-backed subsystems without external protection.
What is the maximum propagation delay for the MC74VHC1GT125MU1TCG under worst-case conditions?
The MC74VHC1GT125MU1TCG guarantees tPLH/tPHL ≤ 8.5 ns at VCC = 4.5–5.5 V and CL = 15 pF over the full −55 °C to +125 °C temperature range. At 3.0–3.6 V and same load, delay is ≤9.5 ns. These values include process, voltage, and temperature extremes - not just typical conditions - ensuring timing predictability in mission-critical applications.
Can the MC74VHC1GT125MU1TCG be used to interface 5 V and 3.3 V logic domains without external components?
Yes, the MC74VHC1GT125MU1TCG is explicitly designed for this purpose. Its inputs and outputs tolerate up to 5.5 V regardless of VCC, and its TTL-level thresholds ensure correct interpretation of 5 V signals when powered from 3.3 V. No level-shifter ICs, resistive dividers, or clamping diodes are required - simplifying design and reducing BOM cost.
What is the thermal performance of the MC74VHC1GT125MU1TCG in its UDFN6 package?
In the UDFN6 1.45 × 1.0 mm package (Case 517AQ), the MC74VHC1GT125MU1TCG has a junction-to-ambient thermal resistance (θJA) of 154 °C/W under JEDEC JESD51-7 conditions. With its 812 mW maximum power dissipation in still air, this enables reliable operation at full speed even in compact enclosures - provided PCB layout includes adequate copper pour under the exposed thermal pad.
MC74VHC1GT125MU1TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 2V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1.45x1)
MC74VHC1GT125MU1TCG FAQ
1.How can I place an order for MC74VHC1GT125MU1TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74VHC1GT125MU1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74VHC1GT125MU1TCG reliable?
The price and inventory of MC74VHC1GT125MU1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHC1GT125MU1TCG is usually 5 days.
3.What payment methods are accepted for MC74VHC1GT125MU1TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHC1GT125MU1TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74VHC1GT125MU1TCG?
MC74VHC1GT125MU1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74VHC1GT125MU1TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74VHC1GT125MU1TCG?
For technical support, including MC74VHC1GT125MU1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHC1GT125MU1TCG requirements.
6.How does Aetrix verify that MC74VHC1GT125MU1TCG is sourced from the original manufacturer or authorized distributors?
All MC74VHC1GT125MU1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHC1GT125MU1TCG meets industry standards.
7.What is the process for return or replacement of MC74VHC1GT125MU1TCG?
All MC74VHC1GT125MU1TCG units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHC1GT125MU1TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74VHC1GT125MU1TCG part is unused and in its original packaging.
Return procedure for MC74VHC1GT125MU1TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74VHC1GT125MU1TCG Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

