onsemi MC74VHCT86ADR2
- Part No.:
- MC74VHCT86ADR2
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MC74VHCT86ADR2.pdf
- Description:
- IC GATE XOR 4CH 2-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,102
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74VHCT86ADR2 from onsemi is a quad 2-input XOR gate with TTL-compatible inputs and full 5 V CMOS output swing, designed for logic-level translation between 1.8 V/3.0 V and 5.0 V domains. It operates from 2.0 V to 5.5 V, delivers 4.8 ns typical propagation delay at 5 V, and supports hot insertion and supply-voltage mismatch tolerance up to 7 V on inputs.
For engineers reviewing the MC74VHCT86ADR2 datasheet, pinout, applications, or equivalent options, key selection criteria include its LSTTL-compatible input thresholds (VIL = 0.8 V, VIH = 2.0 V), ±25 mA output drive, power-down protection, balanced propagation delays, and SOIC-14 Pb-free packaging.
Technical Context
The MC74VHCT86ADR2 implements four independent XOR gates in a single silicon-gate CMOS die, with three-stage internal buffering for high noise immunity and stable output transitions. Its input structure tolerates up to 7 V regardless of VCC, enabling safe interfacing between 3 V and 5 V systems without external level-shifting circuitry.
Each gate features symmetrical tPLH/tPHL propagation delays, low dynamic noise (VOLP ≤ 0.8 V), and latchup immunity exceeding 300 mA. The device maintains CMOS power efficiency while matching bipolar Schottky TTL speed-achieving 4.8 ns typical tPD at VCC = 5 V with CL = 50 pF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - supports mixed-voltage system integration across 1.8 V, 3.3 V, and 5 V logic domains |
| tPD (Typ) | 4.8 ns at VCC = 5 V, CL = 50 pF - enables use in high-speed digital control and data path applications |
| VIH / VIL | 2.0 V / 0.8 V - ensures reliable recognition of LSTTL logic levels while operating from 5 V supply |
| IOL / IOH | ±25 mA per output - drives standard CMOS loads and small capacitive buses without buffer amplification |
| Input Overvoltage Tolerance | Up to 7 V - eliminates need for external clamping diodes when interfacing 5 V outputs to 3 V inputs |
| Power-Down Protection | Active on all inputs and outputs when VCC = 0 V - prevents back-powering and damage during hot-swap or battery-backup scenarios |
Pinout & Package
MC74VHCT86ADR2 is housed in a 14-lead SOIC package (Case 751A, D suffix), with standard dual-in-line pin spacing and surface-mount footprint. Pin numbering follows JEDEC MS-012, with pin 1 marked by notch or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 9, 12 | A1–A4 Inputs | First input of each XOR gate; accept LSTTL-compatible logic levels and tolerate up to 7 V |
| 2, 5, 10, 13 | B1–B4 Inputs | Second input of each XOR gate; identical electrical characteristics to A inputs |
| 3, 6, 8, 11 | Y1–Y4 Outputs | Exclusive-OR results; full-rail CMOS swing (0 V to VCC) with ±25 mA drive capability |
| 7 | GND | Ground reference for all logic and power domains; required for proper noise margin and ESD protection |
| 14 | VCC | Positive supply rail; powers internal logic and defines output voltage swing; accepts 2.0–5.5 V |
Key Features
| Feature | Design Value |
|---|---|
| Logic-Level Translation | Enables bidirectional interface between 1.8 V/3.0 V CMOS and 5.0 V CMOS or LSTTL without external components |
| Input Overvoltage Tolerance | Withstands 7 V on any input pin regardless of VCC value - critical for mixed-supply board design and hot-plug resilience |
| Power-Down Protection | Prevents current backflow and latchup when VCC = 0 V - essential for battery-backed or modular subsystems |
| Low Dynamic Noise | VOLP ≤ 0.8 V ensures signal integrity in noise-sensitive environments such as mixed-signal PCBs and clock distribution networks |
| Pb-Free & RoHS Compliant | Meets global environmental compliance requirements for industrial, automotive, and consumer electronics manufacturing |
Applications
| Industrial PLC I/O Expansion | Automotive Body Control Module |
|---|---|
Use Scenario: Interfacing legacy 5 V sensor outputs to modern 3.3 V microcontroller GPIOs in programmable logic controller backplanes. IC Role / Device Role / Timing Role: Logic-level translator and signal conditioner for discrete input monitoring circuits. Use Value: Eliminates need for discrete resistor-divider networks or dedicated level-shifters, reducing BOM count and layout area. | Use Scenario: Isolating and translating signals between 5 V CAN transceiver status lines and 3.3 V MCU interrupt pins in body control units. IC Role / Device Role / Timing Role: Voltage-domain boundary gate ensuring clean, glitch-free edge detection on wake-up and fault-reporting lines. Use Value: Maintains sub-10 ns timing fidelity while preventing supply-rail coupling during transient load switching. |
| Medical Diagnostic Equipment | Test & Measurement Instrumentation |
Use Scenario: Synchronizing timing pulses from 5 V FPGA clock generators to 1.8 V ADC sampling controllers in portable ultrasound front-ends. IC Role / Device Role / Timing Role: XOR-based phase comparator and domain-crossing logic element in precision timing chains. Use Value: Delivers matched tPLH/tPHL delays (<1 ns skew) and <0.8 V dynamic ground bounce - critical for SNR preservation. | Use Scenario: Enabling flexible signal routing in modular benchtop oscilloscopes where 5 V pattern generator outputs must drive 3.3 V FPGA trigger inputs. IC Role / Device Role / Timing Role: Configurable logic gate used for real-time signal masking, XOR-based signature analysis, and protocol-aware edge detection. Use Value: Supports reconfigurable test modes via hardware logic without firmware overhead or latency penalties. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XOR gate and logic-level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC86APWR | 3.3 V only operation (1.65–3.6 V); lower VIL/VIH thresholds (0.7/2.0 V); no 7 V input tolerance | Suitable only for 3.3 V–to–3.3 V or 3.3 V–to–1.8 V translation; not rated for 5 V system interfacing | Select when operating exclusively in 3.3 V domains and cost-per-gate is prioritized over voltage flexibility |
| 74AHCT86D,118 | Same 2–5.5 V range and 7 V input tolerance; slightly higher ICC (40 μA max vs. 20 μA); identical SOIC-14 pinout | Drop-in replacement in most designs; identical functional behavior but higher static current in battery-powered sleep modes | Choose when sourcing from Nexperia and compatibility with AHCT family timing margins is required |
Compared with SN74LVC86APWR and 74AHCT86D,118, the MC74VHCT86ADR2 uniquely combines 7 V input overvoltage tolerance, 2.0–5.5 V operation, and sub-5 ns propagation delay - making it optimal for robust, multi-rail industrial interfaces where supply sequencing and hot-swap resilience are mandatory.
Availability
MC74VHCT86ADR2 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, and medical diagnostic equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for MC74VHCT86ADR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The MC74VHCT86ADR2 belongs to the VHCT (Very High-Speed CMOS TTL-Compatible) logic family, engineered specifically for seamless interoperability between legacy TTL systems and modern low-voltage CMOS architectures while maintaining high noise immunity and robustness.
FAQ
What is the maximum input voltage rating for MC74VHCT86ADR2?
The MC74VHCT86ADR2 supports DC input voltages up to 7.0 V regardless of VCC level, as specified in the Absolute Maximum Ratings table. This overvoltage tolerance allows safe interfacing of 5 V signals into 3 V or 1.8 V systems without external protection components. The device's input protection circuitry prevents damage during supply-voltage mismatches, hot insertion, or battery backup conditions - a key reliability feature confirmed in the datasheet's "Input Protection" section.
Can MC74VHCT86ADR2 operate at 3.3 V supply voltage?
Yes, MC74VHCT86ADR2 is fully specified to operate from 2.0 V to 5.5 V, including 3.3 V nominal supply. At VCC = 3.3 V ± 0.3 V, its typical propagation delay is 7.0 ns (CL = 15 pF) and 9.5 ns (CL = 50 pF), with guaranteed VIH = 1.2 V and VIL = 0.53 V. These parameters ensure reliable operation with both 3.3 V CMOS and LSTTL-compatible drivers, making MC74VHCT86ADR2 suitable for mixed-voltage logic translation in modern embedded systems.
Is MC74VHCT86ADR2 pin-compatible with standard 74-series XOR gates?
Yes, MC74VHCT86ADR2 uses the industry-standard SOIC-14 pinout defined for quad 2-input XOR gates, matching pin-for-pin the 74HC86, 74HCT86, and 74LS86 families. Pin 1 is A1, pin 2 is B1, pin 3 is Y1, continuing through pin 13 (B4) and pin 14 (VCC), with GND at pin 7. This compatibility enables drop-in replacement in existing designs without PCB modification - verified by the "Pin Connection and Marking Diagram" and "Pin and Function Compatible" feature statement in the datasheet.
Does MC74VHCT86ADR2 support power-down protection when VCC = 0 V?
Yes, MC74VHCT86ADR2 provides active power-down protection on both inputs and outputs when VCC = 0 V. The datasheet explicitly states that "the output structures also provide protection when VCC = 0 V" and that this feature helps prevent device destruction caused by supply–input/output voltage mismatch. This allows safe connection of powered signal sources to unpowered MC74VHCT86ADR2 devices - critical for modular systems, hot-swap cards, and battery-backed subsystems where supply sequencing is uncontrolled.
What is the output drive strength of MC74VHCT86ADR2 at 5 V supply?
At VCC = 5.0 V, MC74VHCT86ADR2 guarantees ±8 mA output drive per gate under worst-case conditions (TA ≤ 125°C), with typical performance of ±25 mA. The datasheet specifies VOL ≤ 0.52 V at IOL = 8 mA and VOH ≥ 2.34 V at IOH = −8 mA. This drive strength supports direct interfacing to multiple standard CMOS inputs (fan-out ≥ 10), small LED indicators, and moderate-capacitance bus lines - confirmed in the "DC Electrical Characteristics" table under VOH/VOL test conditions.
MC74VHCT86ADR2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHCT
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.53V ~ 0.8V
- Input Logic Level - High:
- 1.2V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 8.8ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
MC74VHCT86ADR2 FAQ
1.How can I place an order for MC74VHCT86ADR2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74VHCT86ADR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74VHCT86ADR2 reliable?
The price and inventory of MC74VHCT86ADR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHCT86ADR2 is usually 5 days.
3.What payment methods are accepted for MC74VHCT86ADR2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHCT86ADR2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74VHCT86ADR2?
MC74VHCT86ADR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74VHCT86ADR2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74VHCT86ADR2?
For technical support, including MC74VHCT86ADR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHCT86ADR2 requirements.
6.How does Aetrix verify that MC74VHCT86ADR2 is sourced from the original manufacturer or authorized distributors?
All MC74VHCT86ADR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHCT86ADR2 meets industry standards.
7.What is the process for return or replacement of MC74VHCT86ADR2?
All MC74VHCT86ADR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHCT86ADR2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74VHCT86ADR2 part is unused and in its original packaging.
Return procedure for MC74VHCT86ADR2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74VHCT86ADR2 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

