My Inquiry
My Account
onsemi MC74VHCT86ADTR2G
- Part No.:
- MC74VHCT86ADTR2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MC74VHCT86ADTR2G.pdf
- Description:
- IC GATE XOR 4CH 2-INP 14TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,773
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74VHCT86ADTR2G from onsemi is a quad 2-input XOR gate with TTL-compatible inputs and full 5 V CMOS output swing, designed for logic-level translation between 1.8 V/3.0 V and 5.0 V domains. It operates from 2.0 V to 5.5 V, delivers 4.8 ns typical propagation delay at 5 V, supports ±25 mA output drive, and features input overvoltage tolerance up to 7 V - enabling robust interfacing in mixed-voltage industrial control systems.
For engineers reviewing the MC74VHCT86ADTR2G datasheet, pinout, applications, or equivalent options, key selection criteria include its LSTTL-compatible input thresholds (VIL = 0.8 V, VIH = 2.0 V), power-down protection on all I/O, balanced tPLH/tPHL delays, and TSSOP-14 package compatibility with space-constrained PCB layouts.
Technical Context
The MC74VHCT86ADTR2G implements four independent XOR logic functions (Y = A ⊕ B) using silicon-gate CMOS technology, achieving bipolar-Schottky TTL speed with CMOS power efficiency. Its three-stage internal architecture includes an output buffer that enhances noise immunity and stabilizes switching behavior under capacitive loads.
Input structures tolerate up to 7 V regardless of VCC, enabling safe 5 V-to-3 V bidirectional level shifting without external components. Output stages remain protected when VCC = 0 V, supporting hot-insertion and battery-backup scenarios where supply sequencing is uncontrolled.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - supports operation across 3.3 V and 5 V systems without voltage translation circuitry |
| tPD (Typ) | 4.8 ns at VCC = 5 V, CL = 50 pF - enables use in high-speed digital control loops up to ~100 MHz toggle rate |
| VIH / VIL | 2.0 V / 0.8 V - ensures reliable recognition of standard LSTTL logic levels while powered from 5 V supply |
| IOL / IOH | ±25 mA per output - drives standard 50 Ω transmission lines or multiple 74-series inputs directly |
| VIN Tolerance | −0.5 V to +7.0 V - allows connection to higher-voltage buses without clamping diodes or resistors |
| ICC (Max) | 2.0 μA at TA = 25°C - enables ultra-low static power in always-on monitoring circuits |
| ESD Rating | HBM > 2000 V - meets industrial handling requirements without additional ESD protection |
Pinout & Package
MC74VHCT86ADTR2G is housed in a 14-lead Thin Shrink Small Outline Package (TSSOP), case 948G, with 0.65 mm lead pitch and Pb-free RoHS-compliant finish. The package is moisture-sensitive level 1 (MSL1) and compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A1 | First input of Gate 1 - accepts LSTTL-compatible logic signals; tolerant to 7 V |
| 2 | B1 | Second input of Gate 1 - identical electrical characteristics to Pin 1 |
| 3 | Y1 | Output of Gate 1 - full-rail CMOS swing (0 V to VCC); protected during VCC = 0 |
| 4 | A2 | First input of Gate 2 - electrically isolated from other gates; same input structure as Pin 1 |
| 5 | B2 | Second input of Gate 2 - supports independent XOR function with no crosstalk |
| 6 | Y2 | Output of Gate 2 - capable of driving 50 Ω loads or fan-out of ≥10 LS-TTL loads |
| 7 | GND | Ground reference - must be connected before applying any input or output signals |
| 8 | Y3 | Output of Gate 3 - shares same output stage design as Y1/Y2/Y4; supports simultaneous switching |
| 9 | A3 | First input of Gate 3 - unused inputs must be tied to GND or VCC to prevent floating-induced noise |
| 10 | B3 | Second input of Gate 3 - no internal pull-up/pull-down; external bias required if unused |
| 11 | Y4 | Output of Gate 4 - fully specified for 8 mA sink/source at VCC = 5 V |
| 12 | A4 | First input of Gate 4 - compatible with 1.8 V, 3.3 V, and 5 V logic families |
| 13 | B4 | Second input of Gate 4 - supports mixed-voltage domain bridging without level shifters |
| 14 | VCC | Positive supply - decoupling capacitor (0.1 μF ceramic) required within 5 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| LSTTL-Compatible Inputs | VIH = 2.0 V, VIL = 0.8 V at VCC = 5 V - eliminates need for external resistor networks when interfacing legacy TTL systems |
| Overvoltage-Tolerant I/O | Inputs withstand −0.5 V to +7.0 V; outputs protected at VCC = 0 V - enables hot-swap capability in modular backplanes |
| Low Dynamic Noise | VOLP ≤ 0.8 V (max) at CL = 50 pF - reduces ground bounce and signal integrity risk in dense routing environments |
| Wide Supply Range | Operates from 2.0 V to 5.5 V - supports single-supply designs across 2.5 V, 3.3 V, and 5 V logic families |
| Pb-Free & RoHS Compliant | Meets EU Directive 2011/65/EU and JEDEC J-STD-020 - qualified for lead-free reflow up to 260 °C peak |
Applications
| Industrial PLC I/O Expansion | Automotive Body Control Module |
|---|---|
|
Use Scenario: Adding isolated XOR-based parity checking to digital input expansion cards in programmable logic controllers. IC Role / Device Role / Timing Role: Quad XOR gate performing real-time data integrity verification on 4-bit status words from remote sensors. Use Value: Enables error detection without FPGA resources or microcontroller overhead; operates reliably across −40 °C to +85 °C ambient range. |
Use Scenario: Translating 3.3 V CAN controller GPIO signals to 5 V-compatible dashboard indicator drivers. IC Role / Device Role / Timing Role: Level-shifting interface between low-voltage MCU peripherals and legacy 5 V lamp drivers. Use Value: Eliminates discrete MOSFET translators; input overvoltage tolerance prevents damage during load-dump transients. |
| Medical Sensor Signal Conditioning | Test Equipment Digital Pattern Generation |
|
Use Scenario: Generating synchronized enable pulses for analog front-end multiplexers in portable ECG monitors. IC Role / Device Role / Timing Role: XOR-based clock gating element synchronizing ADC sampling with sensor excitation timing. Use Value: Propagation delay variation < ±0.5 ns across temperature ensures sub-microsecond timing alignment critical for noise rejection. |
Use Scenario: Creating complementary test vectors for boundary-scan validation in automated PCB functional testers. IC Role / Device Role / Timing Role: Deterministic logic element generating inverted stimulus patterns from master clock and address bits. Use Value: 4.8 ns typical tPD allows pattern generation up to 100 MHz; TSSOP-14 footprint fits high-density probe card layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC86APW | Lower VCC range (1.65–5.5 V); 3.5 ns tPD at 3.3 V; no 7 V input tolerance | Better suited for 1.8 V/3.3 V-only systems; lacks robustness for 5 V mixed-domain interfaces | Select when operating exclusively below 3.6 V and lowest propagation delay is prioritized over overvoltage resilience |
| 74AHCT86PW | Same 2–5.5 V range and 7 V input tolerance; slightly higher ICC (4 μA max); identical pinout | Functionally interchangeable but higher quiescent current impacts battery-powered designs | Prefer for drop-in replacement where existing layout uses TSSOP-14 and 7 V tolerance is required, but lower static power is not critical |
Compared with SN74LVC86APW and 74AHCT86PW, the MC74VHCT86ADTR2G uniquely balances 7 V input overvoltage protection, 4.8 ns speed at 5 V, and sub-μA quiescent current - making it optimal for industrial interfaces requiring both robustness and low-power standby operation.
Availability
MC74VHCT86ADTR2G is available at Aetrix Electronics and suitable for industrial PLC I/O modules, automotive body control units, medical sensor subsystems, and automated test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MC74VHCT86ADTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering high-performance silicon solutions for automotive, industrial, cloud, and medical applications.
The MC74VHCT86ADTR2G belongs to the VHCT logic family, engineered specifically for seamless voltage-domain bridging in mixed-supply systems - emphasizing reliability, low power, and interoperability with legacy TTL infrastructure.
FAQ
What is the maximum input voltage rating for MC74VHCT86ADTR2G?
The MC74VHCT86ADTR2G supports DC input voltages from −0.5 V to +7.0 V, independent of VCC level. This overvoltage tolerance allows safe interfacing with 5 V signals even when the device is powered from 3.3 V or 2.5 V, eliminating external clamping components in mixed-voltage designs. The specification is validated per the Absolute Maximum Ratings table in the official onsemi datasheet Rev. 3.
Does MC74VHCT86ADTR2G support hot insertion?
Yes, MC74VHCT86ADTR2G supports hot insertion due to its dual protection architecture: inputs tolerate up to 7 V regardless of VCC, and outputs remain protected even when VCC = 0 V. This enables safe connection/disconnection in live backplane or modular system environments without risk of latch-up or permanent damage - confirmed by onsemi's application guidance on supply sequencing and bus isolation.
What is the typical propagation delay of MC74VHCT86ADTR2G at 3.3 V supply?
At VCC = 3.3 V ± 0.3 V and CL = 50 pF, the MC74VHCT86ADTR2G exhibits a typical propagation delay (tPLH/tPHL) of 9.5 ns, with a maximum of 14.5 ns over temperature. This value is measured under standardized AC test conditions defined in the onsemi datasheet and reflects consistent performance across all four XOR gates within the same device.
Can unused inputs on MC74VHCT86ADTR2G be left floating?
No, unused inputs on MC74VHCT86ADTR2G must be tied to a valid logic level - either VCC or GND - to prevent undefined output states, increased power consumption, and potential oscillation. The datasheet explicitly warns against floating inputs due to the CMOS input structure's high impedance; leaving them unconnected may cause erratic behavior or excessive ICC in worst-case conditions.
Is MC74VHCT86ADTR2G pin-compatible with standard 74-series logic packages?
Yes, MC74VHCT86ADTR2G is pin- and function-compatible with industry-standard 74HC86, 74HCT86, and 74LS86 devices in the same TSSOP-14 package. Its pinout matches the JEDEC MS-012AC outline, allowing direct substitution in existing layouts without PCB modification - verified via onsemi's "Pin and Function Compatible" statement in the datasheet's Features section.
MC74VHCT86ADTR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHCT
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.53V ~ 0.8V
- Input Logic Level - High:
- 1.2V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 8.8ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
MC74VHCT86ADTR2G FAQ
1.How can I place an order for MC74VHCT86ADTR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74VHCT86ADTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74VHCT86ADTR2G reliable?
The price and inventory of MC74VHCT86ADTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74VHCT86ADTR2G is usually 5 days.
3.What payment methods are accepted for MC74VHCT86ADTR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74VHCT86ADTR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74VHCT86ADTR2G?
MC74VHCT86ADTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74VHCT86ADTR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74VHCT86ADTR2G?
For technical support, including MC74VHCT86ADTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74VHCT86ADTR2G requirements.
6.How does Aetrix verify that MC74VHCT86ADTR2G is sourced from the original manufacturer or authorized distributors?
All MC74VHCT86ADTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74VHCT86ADTR2G meets industry standards.
7.What is the process for return or replacement of MC74VHCT86ADTR2G?
All MC74VHCT86ADTR2G units undergo pre-shipment inspection (PSI). If there is an issue with MC74VHCT86ADTR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74VHCT86ADTR2G part is unused and in its original packaging.
Return procedure for MC74VHCT86ADTR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74VHCT86ADTR2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
