NXP Semiconductors MC912D60AVPVE8
- Part No.:
- MC912D60AVPVE8
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
MC912D60AVPVE8.pdf
- Description:
- IC MCU 16BIT 60KB FLASH 112LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,044
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC912D60AVPVE8 from NXP (formerly Freescale) is a 16-bit HCS12 microcontroller featuring 64 KB Flash, 2 KB RAM, and integrated CAN 2.0A/B controller, PWM, 10-bit ADC (8-channel), and enhanced capture timer - designed for automotive body electronics and industrial control applications requiring robust real-time communication and mixed-signal processing.
For engineers reviewing the MC912D60AVPVE8 datasheet, MC912D60AVPVE8 pinout, MC912D60AVPVE8 application, or MC912D60AVPVE8 equivalent, this page delivers verified technical context, package-specific pin mapping, functional alternatives, and supply-chain-ready availability details - all grounded in Freescale's MC68HC912D60A Rev. 3.1 technical data.
Technical Context
The MC912D60AVPVE8 implements the HCS12 CPU core with 16-bit data/24-bit address bus, supporting background debug mode (BDM) for in-circuit emulation. Its clock system integrates a PLL with configurable multiplication factor (×1 to ×32) and multiple clock sources including external crystal (1–8 MHz), RC oscillator, or internal reference.
It features dual serial interfaces (SCI0/SCI1), SPI, Freescale Interconnect Bus (MI Bus), and an MSCAN controller compliant with ISO 11898-1. Memory protection includes flash security byte, EEPROM selective write, and COP watchdog with programmable timeout (0.5 ms to 1.1 s).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | HCS12 16-bit CISC architecture with 24-bit addressing; enables deterministic real-time control and efficient code density for embedded firmware. |
| Flash Memory | 64 KB on-chip Flash with 100K erase/write cycles; supports in-application programming (IAP) and flash protection bit FPOPEN. |
| RAM | 2 KB on-chip RAM; sufficient for stack, variables, and real-time buffer handling in automotive sensor fusion or motor control loops. |
| ADC | 10-bit successive approximation ADC with 8 input channels and 16 µs conversion time; suitable for analog sensor interfacing (e.g., temperature, pressure, throttle position). |
| PWM | 8-channel 16-bit PWM with center-aligned and left-aligned modes; supports motor phase control, LED dimming, and digital power regulation. |
| CAN Interface | MSCAN module compliant with CAN 2.0A/B protocol; includes 16 message buffers, identifier acceptance filtering, and bus-off recovery. |
| Operating Voltage | 4.5 V to 5.5 V supply range; meets automotive battery voltage transients per ISO 7637-2 and ensures stable operation across cold-crank and load-dump conditions. |
Pinout & Package
This device is packaged in an 112-pin TQFP (Thin Quad Flat Package), case number 987, with 0.4 mm lead pitch and exposed thermal pad. Pin assignments follow Freescale's MC68HC912D60A 112-pin QFP layout (Section 3.2, Rev. 3.1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDPLL | Power supply inputs | Dedicated analog (VDDA), digital (VDD), and PLL (VDDPLL) rails minimize noise coupling and ensure ADC accuracy and clock stability. |
| VSS, VSSA, VSSPLL | Ground returns | Separate analog (VSSA), digital (VSS), and PLL (VSSPLL) grounds enable clean signal referencing and reduce EMI susceptibility. |
| XTAL, EXTAL | Crystal oscillator terminals | Supports fundamental-mode quartz crystals (1–8 MHz); used for precise clock generation and PLL reference input. |
| CANH, CANL | CAN bus differential pair | Direct connection to ISO 11898-compliant physical layer transceiver; requires external termination resistor (120 Ω). |
| PA0–PA7 | Port A I/O pins | 8-bit general-purpose port with key wake-up capability; supports interrupt-on-change for low-power monitoring of switches or sensors. |
| PT0–PT7 | PWM output / timer channel pins | 8 dedicated PWM outputs with independent duty cycle and period control; mapped to enhanced capture timer channels for synchronized motor drive. |
Key Features
| Feature | Design Value |
|---|---|
| Background Debug Mode (BDM) | Single-wire debug interface enabling non-intrusive program download, breakpoint setting, and register inspection without halting real-time operation. |
| Flash Security Byte | Configurable lock mechanism preventing unauthorized read-out of Flash contents; essential for protecting proprietary firmware in production ECUs. |
| Enhanced Capture Timer (ECT) | 16-bit timer with input capture, output compare, pulse accumulation, and quadrature decoding - ideal for RPM sensing and servo position feedback. |
| Real-Time Interrupt (RTI) | Programmable periodic interrupt source (1.024 ms to 262.144 s) for time-triggered task scheduling and watchdog supervision. |
| Computer Operating Properly (COP) | Independent watchdog timer with selectable timeout (0.5 ms to 1.1 s) and software reset capability; prevents runaway code in safety-critical functions. |
Applications
| Automotive Body Control Module (BCM) | Industrial Motor Drive Controller |
|---|---|
Use Scenario: Centralized control of door locks, window lifts, lighting, and mirror adjustment in 12 V vehicle platforms. IC Role / Device Role / Timing Role: Main MCU executing CAN-based command arbitration, PWM-driven actuator control, and analog sensor polling. Use Value: Integrated MSCAN, 8-channel PWM, and 10-bit ADC eliminate need for discrete interface ICs, reducing BOM count and PCB area by ~30%. | Use Scenario: Closed-loop speed/position control of BLDC motors in HVAC blowers or conveyor systems. IC Role / Device Role / Timing Role: Real-time execution of field-oriented control (FOC) algorithms using ECT for encoder timing and PWM for gate driver modulation. Use Value: 16-bit ECT resolution and sub-microsecond PWM edge placement enable ±0.5% speed regulation accuracy under variable load. |
| Truck Trailer Brake System Controller | Off-Highway Equipment Telematics Gateway |
Use Scenario: Monitoring ABS wheel speed sensors and commanding electro-pneumatic brake actuators via CAN J1939. IC Role / Device Role / Timing Role: Safety-relevant controller managing CAN message filtering, fault logging, and fail-safe output activation. Use Value: Flash security byte and COP watchdog meet ASIL-B functional safety requirements for diagnostic integrity and runtime reliability. | Use Scenario: Aggregating CAN bus data (engine, transmission, hydraulics) and transmitting via cellular modem to fleet management cloud. IC Role / Device Role / Timing Role: Protocol gateway bridging multiple CAN networks and performing message translation/filtering. Use Value: Dual SCI ports and MI Bus support simultaneous host communication and legacy subsystem integration without external UART expanders. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC9S12XDP512 | Enhanced XGATE co-processor, 512 KB Flash, 32 KB RAM, dual CAN, LIN support; higher performance and memory but larger footprint (112-pin LQFP same package). | Targeted at next-generation ECUs requiring multi-threaded real-time processing and expanded connectivity. | Select when migrating from legacy D60A designs needing higher throughput, additional CAN channels, or LIN compliance. |
| S912XDP512J1MALR | NXP's automotive-qualified successor with extended temperature range (−40°C to 125°C), improved EMC immunity, and AEC-Q100 Grade 1 certification. | Required for new automotive designs targeting OEM qualification and long-term production support beyond 2025. | Choose for new designs where extended temperature operation, formal automotive qualification, and lifecycle assurance are mandatory. |
Compared with MC912D60AVPVE8, the MC9S12XDP512 offers scalable compute headroom for complex control laws, while the S912XDP512J1MALR provides certified automotive robustness and extended longevity - both retain HCS12 instruction compatibility but require minor peripheral register reconfiguration.
Availability
MC912D60AVPVE8 is available at Aetrix Electronics and suitable for automotive body electronics, industrial motor control, and off-highway telematics requiring stable component supply, long-lifecycle support, and traceable sourcing from authorized channels.
Supply support for MC912D60AVPVE8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep heritage in microcontroller innovation through its acquisition of Freescale.
The MC912D60AVPVE8 belongs to the HCS12 family, engineered specifically for cost-sensitive, high-reliability automotive body electronics and industrial control systems demanding integrated CAN, mixed-signal peripherals, and robust debug infrastructure.
FAQ
What is the maximum operating frequency of the MC912D60AVPVE8?
The MC912D60AVPVE8 achieves a maximum core frequency of 25 MHz via its Phase-Locked Loop (PLL), which multiplies an external crystal input (e.g., 4 MHz) by up to ×32. The resulting bus clock supports real-time execution of control loops with sub-100 ns instruction timing, validated per Freescale's MC68HC912D60A Rev. 3.1 electrical specifications.
Does the MC912D60AVPVE8 support in-system programming (ISP)?
Yes, the MC912D60AVPVE8 supports in-application programming (IAP) of its 64 KB Flash memory via the Background Debug Mode (BDM) interface or user firmware routines. Flash writes require proper sequence control and voltage regulation, and the FPOPEN protection bit must be cleared to enable programming - all documented in Section 7 of the MC68HC912D60A Rev. 3.1 datasheet.
What is the purpose of the separate VDDA and VSSA pins on the MC912D60AVPVE8?
The MC912D60AVPVE8 uses dedicated analog power (VDDA) and ground (VSSA) pins to isolate the 10-bit ADC and internal voltage reference from digital switching noise. This separation ensures ≥9.5 effective bits of resolution and minimizes measurement error caused by supply ripple - critical for accurate sensor readings in automotive and industrial environments.
Can the MC912D60AVPVE8 operate in low-power STOP mode with CAN wake-up capability?
Yes, the MC912D60AVPVE8 supports STOP mode with CAN bus activity wake-up. When configured with MSCAN enabled and appropriate filter settings, the device exits STOP mode upon reception of a matching CAN frame - allowing ultra-low quiescent current (<10 µA) while maintaining network responsiveness, as specified in Section 17.8 of the MC68HC912D60A Rev. 3.1 technical data.
Is the MC912D60AVPVE8 pin-compatible with other HCS12 derivatives like the MC912D64?
No, the MC912D60AVPVE8 is not pin-compatible with MC912D64 or other HCS12 variants. While sharing the same 112-pin TQFP package outline, pin functions differ significantly - especially for peripheral signals like PWM outputs, ADC inputs, and CAN transceiver connections. Migration requires PCB redesign and firmware adaptation, as confirmed by comparing Section 3.2 (MC68HC912D60A) and MC912D64 pin assignment tables.
MC912D60AVPVE8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 112-LQFP
- Series:
- HC12
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- CPU12
- Core Size:
- 16-Bit
- Speed:
- 8MHz
- Connectivity:
- CANbus, MI Bus, SCI, SPI
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 68
- Program Memory Size:
- 60KB (60K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 1K x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 5.5V
- Data Converters:
- A/D 16x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MC912D60AVPVE8 FAQ
1.How can I place an order for MC912D60AVPVE8 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC912D60AVPVE8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC912D60AVPVE8 reliable?
The price and inventory of MC912D60AVPVE8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC912D60AVPVE8 is usually 5 days.
3.What payment methods are accepted for MC912D60AVPVE8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC912D60AVPVE8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC912D60AVPVE8?
MC912D60AVPVE8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC912D60AVPVE8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC912D60AVPVE8?
For technical support, including MC912D60AVPVE8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC912D60AVPVE8 requirements.
6.How does Aetrix verify that MC912D60AVPVE8 is sourced from the original manufacturer or authorized distributors?
All MC912D60AVPVE8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC912D60AVPVE8 meets industry standards.
7.What is the process for return or replacement of MC912D60AVPVE8?
All MC912D60AVPVE8 units undergo pre-shipment inspection (PSI). If there is an issue with MC912D60AVPVE8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC912D60AVPVE8 part is unused and in its original packaging.
Return procedure for MC912D60AVPVE8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC912D60AVPVE8 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

