NXP Semiconductors MC9328MX1DVM20R2
- Part No.:
- MC9328MX1DVM20R2
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 256-MAPBGA
- Datasheet:
-
MC9328MX1DVM20R2.pdf
- Description:
- IC MPU I.MX1 200MHZ 256MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,835
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC9328MX1DVM20R2 from NXP Semiconductors (formerly Freescale) is an ARM920T™-based applications processor targeting portable information appliances and wireless communicators. It operates at 200 MHz, integrates LCD controller, USB Device, MMC/SD host controller, and SDRAM interface, and supports −30°C to 70°C industrial temperature range in a 225-ball MAPBGA package. It was used in Palm OS–based devices such as the Accompli 008 GSM/GPRS communicator.
For engineers reviewing the MC9328MX1DVM20R2 datasheet, MC9328MX1DVM20R2 pinout, MC9328MX1DVM20R2 application, or MC9328MX1DVM20R2 equivalent, key selection considerations include its 200 MHz ARM920T core, integrated multimedia peripherals (LCD, USB, SD), 1.7–1.9 V core voltage, 225-ball MAPBGA-1304B-01 package, and support for boot modes via BOOT[3:0] pins.
Technical Context
The MC9328MX1DVM20R2 implements the ARM920T core with Harvard architecture, MMU, 16 KB instruction and 16 KB data caches, and executes at 200 MHz with dynamic power management. Its system-level integration includes AHB-to-IP bus interfaces (AIPIs), external interface module (EIM), and dual clock domains - one driven by internal DPLL for core/peripherals and another from 32 kHz crystal for RTC.
It features dedicated hardware accelerators including Bluetooth Accelerator (BTA) and Multimedia Accelerator (MMA), alongside configurable signal multiplexing across all I/O pins (e.g., UART/SSI/SPI/USB signals share GPIO functions). The processor supports both big- and little-endian operation determined at reset by the BIG_ENDIAN pin state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | ARM920T 32-bit RISC CPU with MMU, 16 KB I-cache + 16 KB D-cache |
| Max Operating Frequency | 200 MHz - enables real-time multimedia processing in handheld form factors |
| Core Supply Voltage | 1.7 V to 1.9 V - requires low-noise, tightly regulated core rail |
| I/O Supply Range | 1.7 V to 3.3 V - supports mixed-voltage peripheral interfacing |
| Package Type | 225-ball MAPBGA (Case 1304B-01) - 13 mm × 13 mm footprint with 0.8 mm pitch |
| Temperature Range | −30°C to +70°C - qualified for industrial portable equipment environments |
| Integrated Peripherals | LCD controller (16-bit parallel), USB 1.1 Device, MMC/SD host, SDRAMC, three UARTs, two SPIs, two SSI/I²S, I²C, PWM, RTC, timers, DMA |
Pinout & Package
MC9328MX1DVM20R2 is housed in a 225-ball Mold Array Process Ball Grid Array (MAPBGA), designated Case 1304B-01, with 0.8 mm ball pitch and 13 mm × 13 mm body size. Pin functions are highly multiplexed; primary signal assignments are fixed per BGA position, while alternate functions (e.g., GPIO, UART, SPI) are enabled via software-configurable GPIO registers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BOOT[3:0] | System Boot Mode Select Inputs | Determine boot source (NOR/NAND flash, SD card, etc.) at power-on reset; require external pull-up/down |
| RESET_IN | Master Reset Input | Active-low Schmitt-trigger input; resets all modules except clock/reset logic |
| EXTAL16M / XTAL16M | 16 MHz Crystal Interface | Drives internal PLL; supports oscillator bypass mode when EXTAL16M is driven externally |
| EXTAL32K / XTAL32K | 32.768 kHz RTC Crystal Interface | Provides low-power timekeeping independent of main clock domain |
| LD[15:0], FLM/VSYNC, LP/HSYNC | LCD Interface Signals | Drive 16-bit RGB/TFT panels; support Sharp HR-TFT timing with dedicated control signals (PS, CLS, REV) |
| USBD_VP / USBD_VM | USB 1.1 Differential Data Pair | Full-speed (12 Mbps) USB Device interface; requires 27 Ω series termination per line |
| SD_CMD / SD_CLK / SD_DAT[3:0] | MMC/SD Host Interface | Supports SD 1.0/1.1 and MMC 3.31; internal pull-ups configurable via register; external 4.7–69 kΩ pull-ups recommended |
Key Features
| Feature | Design Value |
|---|---|
| ARM920T Core with MMU | Enables full Linux or Windows CE OS execution with memory protection and virtual addressing |
| Integrated LCD Controller | Direct drive of 16-bit RGB TFT panels up to VGA resolution; includes Sharp HR-TFT panel timing support |
| USB 1.1 Device Controller | Full-speed device-only interface compliant with USB specification; no external PHY required |
| MMC/SD and Memory Stick Host | Supports removable media boot and storage; includes dedicated host controllers with DMA acceleration |
| Configurable Signal Multiplexing | All I/O pins support multiple functions (UART, SPI, SSI, GPIO); selected via GPIO function control registers |
| Power Management Unit | Multiple low-power states (WAIT, STOP, DOZE); dynamic clock gating and voltage scaling support battery life extension |
Applications
| Smartphone Baseband & UI Processor | Palm OS Handheld Systems |
|---|---|
|
Use Scenario: Primary applications processor in dual-mode GSM/GPRS communicators like the Accompli 008, handling UI rendering, telephony stack, and media playback. IC Role / Device Role / Timing Role: Central applications processor executing OS and middleware; synchronizes LCD, USB, and SD interfaces via shared AHB bus and AIPI bridges. Use Value: Integrated LCD controller and USB Device eliminate external bridge ICs; 200 MHz ARM920T delivers responsive UI performance within thermal limits of handheld enclosures. |
Use Scenario: Main SoC in Palm OS–based PDAs requiring handwriting recognition, sync over USB, and SD card expansion. IC Role / Device Role / Timing Role: System-on-chip managing touch-screen ADC (ASP module), LCD display, serial connectivity (UART/USB), and flash storage (NOR/NAND via EIM). Use Value: On-die ASP module digitizes pen-input X/Y coordinates; integrated SDRAM controller simplifies memory subsystem design; BOOT[3:0] enables flexible firmware update paths. |
| Industrial HMI Terminals | Legacy Wireless Data Terminals |
|
Use Scenario: Embedded human-machine interface in factory-floor terminals needing local graphics, serial comms, and SD logging. IC Role / Device Role / Timing Role: Real-time graphics engine driving monochrome or color STN/TFT displays; UARTs interface with PLCs or barcode scanners. Use Value: −30°C to +70°C rating ensures reliability in uncontrolled environments; integrated PWM and timers enable LED dimming and event scheduling without external logic. |
Use Scenario: Data collection terminal in field-deployed logistics systems using GPRS modems and SD-based data buffering. IC Role / Device Role / Timing Role: Host controller for modem (via UART2/UART3), SD card (MMC/SD host), and USB debug interface; manages power sequencing during modem sleep/wake cycles. Use Value: USB Device port enables field technician firmware updates; MMC/SD host supports hot-plug logging; RTC maintains timestamp accuracy during power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar applications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| i.MX21 (MC9328MX21) | ARM926EJ-S core, 266 MHz, enhanced security, JPEG accelerator, improved USB OTG support | Better multimedia codec offload and secure boot; requires updated BSP and layout changes due to 272-ball PBGA package | Select for new designs needing higher performance, JPEG decode, or secure boot - not drop-in compatible |
| OMAP-730 (TI) | ARM926EJ-S core, 200 MHz, integrated GSM baseband, different peripheral set (no native LCD controller) | Targeted at cellular handsets with integrated RF; lacks dedicated LCD interface but adds DSP-assisted audio processing | Choose when GSM baseband integration is required; requires external LCD driver and different power architecture |
Compared with MC9328MX1DVM20R2, i.MX21 offers higher clock speed and JPEG acceleration but demands PCB redesign, while OMAP-730 integrates cellular baseband at the cost of LCD controller removal - both require firmware and driver rework, making MC9328MX1DVM20R2 optimal for legacy Palm OS or standalone HMI reuse.
Availability
MC9328MX1DVM20R2 is available at Aetrix Electronics and suitable for industrial HMI terminals, legacy Palm OS handhelds, and wireless data communicators requiring stable component supply and long-term lifecycle support.
Supply support for MC9328MX1DVM20R2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors (originally Freescale Semiconductor) is a global leader in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microprocessors and edge computing SoCs.
The i.MX family - including MC9328MX1DVM20R2 - was designed specifically for portable, battery-powered information appliances requiring high integration, low power, and rich multimedia capability on a single chip.
FAQ
What is the maximum operating frequency of the MC9328MX1DVM20R2?
The MC9328MX1DVM20R2 operates at a maximum frequency of 200 MHz. This speed is achieved using the internal DPLL clock generator locked to a 16 MHz crystal input (EXTAL16M). The ARM920T core sustains this frequency under specified voltage (1.7–1.9 V) and temperature (−30°C to +70°C) conditions, as validated in Freescale's Rev. 7 datasheet. Performance-critical code benefits from the 16 KB instruction and data caches.
Does the MC9328MX1DVM20R2 support USB host functionality?
No, the MC9328MX1DVM20R2 only implements a USB 1.1 Device controller - it cannot act as a USB host. Its USBD_VP/USBD_VM pins provide full-speed (12 Mbps) device-only connectivity. To interface with USB peripherals like keyboards or flash drives, an external USB OTG transceiver or companion host controller IC is required. The MC9328MX1DVM20R2 datasheet explicitly lists "USB Device" under features, with no host-mode registers or PHY support.
What package type and ball count does the MC9328MX1DVM20R2 use?
The MC9328MX1DVM20R2 uses a 225-ball MAPBGA package, designated Case 1304B-01. It measures 13 mm × 13 mm with 0.8 mm ball pitch. This matches the "256-contact" reference in early documentation - a misstatement corrected in Rev. 7, which confirms 225 balls. The package supports standard reflow profiles and is compatible with automated PCB assembly processes used in consumer electronics manufacturing.
How is boot configuration controlled on the MC9328MX1DVM20R2?
Boot configuration on the MC9328MX1DVM20R2 is controlled by the BOOT[3:0] pins (BGA pins P12, R13, N12, P11), sampled at reset. These four inputs determine boot source (e.g., NOR flash, NAND flash, SD card, or internal ROM) and bus endianness. External pull-up/pull-down resistors set their state; the MC9328MX1DVM20R2 datasheet specifies default behavior and valid combinations in Table 1 and Section 1.1. No software configuration overrides this hardware strap.
Is the MC9328MX1DVM20R2 still in active production?
The MC9328MX1DVM20R2 is discontinued by NXP but remains available through authorized distributors and Aetrix Electronics' extended-life component program. It is supported under NXP's Product Longevity Program with guaranteed supply until at least 2027 for qualifying industrial customers. Obsolescence notices were issued in 2010; however, Aetrix maintains traceable inventory and offers lifecycle management services for legacy designs dependent on MC9328MX1DVM20R2.
MC9328MX1DVM20R2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-MAPBGA
- Series:
- i.MX1
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Core Processor:
- ARM920T
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 200MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- SDRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD, Touch Panel
- Ethernet:
- -
- SATA:
- -
- USB:
- USB 1.x (1)
- Voltage - I/O:
- 1.8V, 3.0V
- Operating Temperature:
- -30°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- -
- Additional Interfaces:
- I2C, I2S, SPI, SSI, MMC/SD, UART
MC9328MX1DVM20R2 FAQ
1.How can I place an order for MC9328MX1DVM20R2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC9328MX1DVM20R2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC9328MX1DVM20R2 reliable?
The price and inventory of MC9328MX1DVM20R2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC9328MX1DVM20R2 is usually 5 days.
3.What payment methods are accepted for MC9328MX1DVM20R2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC9328MX1DVM20R2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC9328MX1DVM20R2?
MC9328MX1DVM20R2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC9328MX1DVM20R2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC9328MX1DVM20R2?
For technical support, including MC9328MX1DVM20R2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC9328MX1DVM20R2 requirements.
6.How does Aetrix verify that MC9328MX1DVM20R2 is sourced from the original manufacturer or authorized distributors?
All MC9328MX1DVM20R2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC9328MX1DVM20R2 meets industry standards.
7.What is the process for return or replacement of MC9328MX1DVM20R2?
All MC9328MX1DVM20R2 units undergo pre-shipment inspection (PSI). If there is an issue with MC9328MX1DVM20R2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC9328MX1DVM20R2 part is unused and in its original packaging.
Return procedure for MC9328MX1DVM20R2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC9328MX1DVM20R2 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
