NXP Semiconductors MC9328MXLVM20R2
- Part No.:
- MC9328MXLVM20R2
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 256-LFBGA
- Datasheet:
-
MC9328MXLVM20R2.pdf
- Description:
- IC MPU I.MXL 200MHZ 256BGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,720
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC9328MXLVM20R2 from Freescale Semiconductor is an ARM920T™-based applications processor operating at 200 MHz, featuring integrated SDRAM controller, LCD controller, USB Device, MMC/SD host controller, and multimedia accelerator. It supports 1.8 V core voltage and 3.3 V I/O, and targets portable multimedia devices requiring rich UI, low-power operation, and peripheral integration.
For engineers reviewing the MC9328MXLVM20R2 datasheet, MC9328MXLVM20R2 pinout, MC9328MXLVM20R2 application, or MC9328MXLVM20R2 equivalent, key selection criteria include 225-ball MAPBGA package compatibility, 200 MHz ARM920T performance with integrated video port and SSI/I²S audio interface, and support for boot from NAND/NOR flash via configurable BOOT[3:0] pins.
Technical Context
The MC9328MXLVM20R2 implements a 32-bit ARM920T core with Harvard architecture, MMU, and 16 KB instruction + 16 KB data caches. Its system-level integration includes AHB-to-IP bus bridges (AIPI), external interface module (EIM) for NOR/NAND/ROM/Flash, and dual UARTs with IrDA/auto-bauding support.
Power management is handled by a DPLL clock and power control module enabling dynamic voltage/frequency scaling. The processor supports multiple boot modes (NOR, NAND, SPI, SD), and its 225-contact MAPBGA package (Case 1304B-01) routes 176 I/O signals across four NVDD-supplied banks, with dedicated AVDD and QVDD domains for analog and core logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | ARM920T 32-bit RISC CPU with MMU, 16 KB I-cache + 16 KB D-cache |
| Max Operating Frequency | 200 MHz - enables real-time multimedia processing in portable form factors |
| Core Supply Voltage | 1.8 V to 2.0 V - requires regulated low-noise core rail for stable 200 MHz operation |
| I/O Supply Range | 1.7 V to 3.3 V - supports mixed-voltage peripherals including 3.3 V USB, SD, and LCD interfaces |
| Package Type | 225-ball MAPBGA (Case 1304B-01) - 13 × 13 mm footprint with 0.8 mm pitch, optimized for handheld PCB density |
| Integrated Peripherals | SDRAMC, LCDC, USB Device, MMC/SD Host, SSI/I²S, CSI, PWM, RTC, DMAC - eliminates need for discrete interface ICs |
| Boot Interface Support | NOR Flash, NAND Flash, SPI ROM, SD Card - configurable via BOOT[3:0] pins with hardware reset vector mapping |
Pinout & Package
MC9328MXLVM20R2 is housed in a 225-ball Molded Array Process Ball Grid Array (MAPBGA) package, Case 1304B-01, with 0.8 mm ball pitch and 13 mm × 13 mm body size. Power domains are segregated: QVDD/QVSS for core logic, NVDD/NVSS per I/O bank, and AVDD/AVSS for analog functions (USB, CSI, crystal oscillators).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| QVDD / QVSS | Core logic power/ground | Supplies ARM920T core and internal buses; must be filtered independently from I/O rails |
| NVDD1–NVDD4 / NVSS | I/O bank power/ground | Four independent 1.7–3.3 V I/O supply domains enable mixed-voltage signaling (e.g., 1.8 V GPIO + 3.3 V SD) |
| AVDD / AVSS | Analog subsystem power/ground | Feeds USB transceiver, CSI interface, and 16 MHz/32 kHz oscillators; requires dedicated low-noise filtering |
| BOOT[3:0] | Boot mode select inputs | Determines reset vector source (NOR, NAND, SPI, SD); pulled high/low at power-on to configure boot sequence |
| SDCLK / SDRAMC signals | SDRAM clock & control | Supports single-channel SDRAM up to 133 MHz; includes DQM, RAS/CAS, SDCKE0/1 for low-power self-refresh |
| LD[15:0] / FLM / LP | LCD data & timing outputs | Drives passive/active matrix TFT panels up to 640×480; supports Sharp HR-TFT panel control signals (PS, CLS, SPL_SPR) |
| USBD_VP / USBD_VM | USB 1.1 full-speed differential pair | On-chip transceiver compliant with USB 2.0 specification; requires 27 Ω series resistors and 15 kΩ pull-down on D− |
| CSI_D[7:0] / CSI_PIXCLK | CMOS image sensor interface | 8-bit parallel video input with programmable pixel clock; supports OV76xx and similar VGA sensors |
Key Features
| Feature | Design Value |
|---|---|
| ARM920T Core + MMU | Enables Linux 2.4/2.6 and WinCE OS execution with memory protection and virtual addressing |
| Integrated LCD Controller | Direct drive of STN/TFT panels without external timing generator; supports dual scan, grayscale, and Sharp HR-TFT protocols |
| USB Device 1.1 Transceiver | Eliminates external PHY; supports CDC, HID, and mass storage class enumeration out-of-box |
| MMC/SD Host Controller | Native 4-bit SD 1.0/1.1 support with DMA; enables boot-from-SD and removable media storage |
| Video Port (CSI) | 8-bit parallel interface with embedded sync signals; allows direct connection to CMOS image sensors for camera applications |
| Dual UARTs with IrDA | UART1 supports SIR 1.0 infrared encoding; UART2 provides full modem control (RTS/CTS/DSR/DTR) for serial connectivity |
Applications
| Smartphone Baseband & UI Processor | Digital Audio Player with Video Playback |
|---|---|
Use Scenario: Integrated baseband/UI SoC in early 2000s smartphones running Linux-based middleware with touchscreen GUI and GSM/GPRS modem interface. IC Role / Device Role / Timing Role: Primary applications processor executing OS, managing LCD, USB sync, SD card storage, and UART-based modem control. Use Value: Reduces BOM count by integrating SDRAM controller, LCD driver, and USB device-enabling compact 3G handset designs with <100 mm² PCB area for processor subsystem. | Use Scenario: Portable MP4 player supporting MPEG-4 decoding, 320×240 LCD display, stereo audio output, and microSD expansion. IC Role / Device Role / Timing Role: Central media processor handling video decode acceleration, LCD frame buffering, I²S audio streaming, and SD card file I/O. Use Value: On-chip multimedia accelerator (MMA) offloads MPEG-4 SP/ASP decode; integrated SSI/I²S eliminates external audio codec interface. |
| Handheld PDA with Camera | Industrial HMI Terminal |
Use Scenario: Windows CE-powered PDA with VGA camera, touch panel, and CompactFlash slot for field data capture. IC Role / Device Role / Timing Role: Main CPU managing camera sensor interface (CSI), touchscreen ADC, CF IDE translation, and USB host/device switching. Use Value: CSI interface enables direct OV7670 connection; EIM supports CF True IDE mode with 16-bit data + address multiplexing. | Use Scenario: Factory-floor HMI panel with 480×272 TFT display, keypad input, RS-485 Modbus gateway, and SD logging. IC Role / Device Role / Timing Role: Real-time UI controller driving LCD, scanning GPIO matrix, managing SD FAT32 logging, and bridging UART-to-RS485 via external transceiver. Use Value: Dual UARTs with hardware flow control ensure reliable Modbus RTU communication; integrated RTC maintains timestamped log entries during power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar applications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| i.MX21 (MC9328MX21DVK) | ARM926EJ-S core, 266 MHz max, integrated JPEG encoder, no CSI, enhanced security features | Targets higher-performance multimedia with hardware JPEG encode; lacks CMOS sensor interface required for camera PDAs | Select when JPEG compression offload is critical and camera interface is not needed |
| PXA270 (80270200A) | Intel XScale core, 624 MHz, Wireless MMX, integrated Bluetooth, no native SD host controller | Optimized for Wi-Fi/BT convergence; requires external SD controller or SPI-based SD stack | Select for wireless-enabled handhelds where BT/Wi-Fi coexistence outweighs SD integration benefit |
Compared with i.MX21 and PXA270, the MC9328MXLVM20R2 delivers balanced 200 MHz ARM920T performance with native SD, CSI, and LCD controller-making it optimal for cost-sensitive, camera-equipped portable devices where peripheral integration reduces layout complexity and BOM cost.
Availability
MC9328MXLVM20R2 is available at Aetrix Electronics and suitable for smartphone baseband subsystems, digital audio/video players, handheld PDAs, and industrial HMI terminals requiring stable component supply and long-lifecycle support.
Supply support for MC9328MXLVM20R2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor was a leading designer of embedded processors, analog, and power management ICs before its acquisition by NXP Semiconductors in 2015.
The MC9328MXLVM20R2 belongs to Freescale's i.MX family of applications processors, engineered specifically for portable multimedia devices requiring ARM-based performance, low-power operation, and high peripheral integration in space-constrained designs.
FAQ
What is the maximum SDRAM capacity supported by the MC9328MXLVM20R2?
The MC9328MXLVM20R2 SDRAM controller supports up to 256 MB of single-channel SDRAM using 16 Mbit × 16-bit devices. Addressing uses MA[11:0], SDBA[4:0], and DQM[3:0] with programmable burst length and CAS latency. The MC9328MXLVM20R2 datasheet specifies timing compliance for -75 and -8K speed grades under 133 MHz operation.
Does the MC9328MXLVM20R2 support boot from NAND flash?
Yes, the MC9328MXLVM20R2 supports NAND flash boot via its External Interface Module (EIM) with hardware ECC generation. Boot mode is selected by pulling BOOT[3:0] = 0b0101; the internal ROM loader initializes the NAND controller, reads first 4 KB into internal SRAM, and executes the bootstrap code. The MC9328MXLVM20R2 requires external 8-bit NAND with spare area for ECC metadata.
What are the power supply sequencing requirements for the MC9328MXLVM20R2?
The MC9328MXLVM20R2 requires strict power-up order: QVDD must stabilize before NVDD and AVDD, with all supplies within ±5 % of nominal before releasing RESET_IN. Power-down follows reverse sequence. Application note AN2537 specifies that QVDD ramp time must exceed 100 µs, and NVDD/AVDD must remain active ≥100 ms after QVDD dropout. The MC9328MXLVM20R2 does not include internal power sequencer.
Can the MC9328MXLVM20R2 drive a 480×272 RGB TFT display directly?
Yes, the MC9328MXLVM20R2 LCD controller supports 480×272 resolution in RGB mode using LD[15:0], FLM/VSYNC, LP/HSYNC, and LSCLK. It configures programmable pixel clock, H/V back/front porch, and sync polarity. The MC9328MXLVM20R2 requires external DC-DC converter to generate VCOM and gamma voltages; Sharp HR-TFT panels are supported via PS/CLS/SPL_SPR signals.
Is the USB interface on the MC9328MXLVM20R2 a full-speed device-only port?
Yes, the MC9328MXLVM20R2 integrates a USB 1.1 full-speed (12 Mbps) device-only transceiver with on-die termination and analog front-end. It lacks USB host capability or OTG support. The MC9328MXLVM20R2 USB module supports CDC, HID, and mass storage classes under Linux and WinCE; external 1.5 kΩ pull-up on USBD_VP is required for device enumeration.
MC9328MXLVM20R2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LFBGA
- Series:
- i.MXL
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Core Processor:
- ARM920T
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 200MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- SDRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- -
- SATA:
- -
- USB:
- USB 1.x (1)
- Voltage - I/O:
- 1.8V, 3.0V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 256-PBGA (14x14)
- Additional Interfaces:
- I2C, I2S, SPI, SSI, MMC/SD, UART
MC9328MXLVM20R2 FAQ
1.How can I place an order for MC9328MXLVM20R2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC9328MXLVM20R2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC9328MXLVM20R2 reliable?
The price and inventory of MC9328MXLVM20R2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC9328MXLVM20R2 is usually 5 days.
3.What payment methods are accepted for MC9328MXLVM20R2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC9328MXLVM20R2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC9328MXLVM20R2?
MC9328MXLVM20R2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC9328MXLVM20R2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC9328MXLVM20R2?
For technical support, including MC9328MXLVM20R2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC9328MXLVM20R2 requirements.
6.How does Aetrix verify that MC9328MXLVM20R2 is sourced from the original manufacturer or authorized distributors?
All MC9328MXLVM20R2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC9328MXLVM20R2 meets industry standards.
7.What is the process for return or replacement of MC9328MXLVM20R2?
All MC9328MXLVM20R2 units undergo pre-shipment inspection (PSI). If there is an issue with MC9328MXLVM20R2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC9328MXLVM20R2 part is unused and in its original packaging.
Return procedure for MC9328MXLVM20R2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC9328MXLVM20R2 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
