NXP Semiconductors MCIMX351AJQ5CR2
- Part No.:
- MCIMX351AJQ5CR2
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 400-LFBGA
- Datasheet:
-
MCIMX351AJQ5CR2.pdf
- Description:
- IC MPU I.MX35 532MHZ 400LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,105
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCIMX351AJQ5CR2 from NXP Semiconductors (formerly Freescale) is an AEC-Q100 Grade 3 automotive application processor based on the ARM1136JF-S core operating at 532 MHz, featuring 16 KB L1 instruction and data caches, 128 KB L2 cache, integrated Image Processing Unit (IPU), dual CAN interfaces, and support for mobile DDR/DDR2/SDRAM memory. It targets infotainment head units requiring real-time video decode, audio processing, and graphical UI rendering in ambient temperatures up to 85 °C.
For engineers reviewing the MCIMX351AJQ5CR2 datasheet, MCIMX351AJQ5CR2 pinout, MCIMX351AJQ5CR2 application, or MCIMX351AJQ5CR2 equivalent, key selection considerations include its AEC-Q100 qualification, 532 MHz CPU frequency, IPU-accelerated camera/display pipeline, dual CAN bus support, and absence of OpenVG GPU and PATA interface compared to higher-tier i.MX35 variants.
Technical Context
The MCIMX351AJQ5CR2 implements the ARM1136JF-S core (r1p3) with Jazelle Java acceleration, VFP11 floating-point co-processor, and eight-stage pipeline with branch prediction. Its AP domain integrates 128 KB on-chip SRAM and a multiported crossbar switch for concurrent peripheral access.
Power management leverages clock gating, power gating, and well biasing to reduce leakage-enabling operation at 1.22 V internal logic voltage. The shared domain includes Smart DMA (SDMA) with 32 channels, External Memory Interface (EMI) supporting SDR/DDR2/mobile DDR, and asynchronous sample rate converter (ASRC) for audio resampling with –120 dB THD+N.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM1136JF-S r1p3, 532 MHz - delivers deterministic multimedia throughput for navigation map rendering and voice recognition. |
| L1 Cache | 16 KB instruction + 16 KB data - reduces instruction fetch latency and improves code execution efficiency. |
| L2 Cache | 128 KB unified - lowers external memory bandwidth demand during video decode and graphics compositing. |
| Operating Temp | –40 °C to +85 °C - meets AEC-Q100 Grade 3 requirements for under-dash automotive environments. |
| Memory Support | Mobile DDR, DDR2 (4-bank), SDRAM up to 133 MHz - enables low-power, high-bandwidth system memory for real-time video buffering. |
| Video Acceleration | Image Processing Unit (IPU) - handles color space conversion, rotation, scaling, and display controller functions offloading ARM11 core. |
| Connectivity | Dual FlexCAN 2.0B, USB 2.0 OTG (480 Mbps), 3x UART (4.0 Mbps), 2x CSPI (52 Mbps) - supports vehicle network telemetry, portable media connectivity, and sensor interfacing. |
Pinout & Package
MCIMX351AJQ5CR2 uses a 1568-ball MAPBGA package (Case 5284), 17 mm × 17 mm, 0.8 mm pitch, RoHS-compliant, MSL Level 3. Ball map corresponds to silicon revision 2.1 (Table 95/97); layout incompatible with revision 2.0.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EXT_ARMCLK | External ARM Clock Input | Allows synchronous clock sourcing from external oscillator for deterministic timing control in safety-critical subsystems. |
| USBOH_DP / USBOH_DM | USB 2.0 OTG High-Speed Differential Pair | Direct connection to USB 2.0 transceiver for host/device mode operation at 480 Mbps without external PHY. |
| FLEXCAN1_TX / FLEXCAN1_RX | CAN 2.0B Bus Interface | Enables robust, noise-immune communication with vehicle ECUs (e.g., HVAC, instrument cluster) at 1 Mbps. |
| ESAI_TXFS / ESAI_RXFS | Enhanced Serial Audio Interface Frame Sync | Synchronizes audio sample transfer between MCIMX351AJQ5CR2 and external codecs or SPDIF transceivers. |
| IPU_DI0_PIN0–15 | Parallel Camera Input Data Bus | 16-bit YUV/YCC interface supporting up to 30 Mpixels/s for rear-view or surround-view camera input. |
| IPU_DI1_PIN0–23 | Parallel Display Output Bus | 24-bit RGB interface driving primary LCD up to 1024×1024 resolution with hardware overlay blending. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 3 Qualification | Validated for automotive ambient temperatures (–40 °C to +85 °C) and reliability stress testing per JEDEC standards. |
| Integrated Image Processing Unit (IPU) | Offloads ARM11 core from real-time video preprocessing (deblocking, deringing), post-processing (MPEG-4/H.264), and display composition. |
| Dual FlexCAN 2.0B Interfaces | Supports simultaneous CAN FD-capable (legacy 2.0B) communication with body control module and telematics gateway. |
| Asynchronous Sample Rate Converter (ASRC) | Enables concurrent audio resampling across multiple streams (e.g., Bluetooth call + navigation TTS + media playback) with –120 dB THD+N. |
| Smart DMA (SDMA) Engine | 32-channel programmable DMA reduces CPU load during memory-to-peripheral transfers (e.g., NAND flash boot, audio buffer streaming). |
Applications
| Automotive Infotainment Head Unit | Advanced Driver Assistance System (ADAS) Camera Hub |
|---|---|
Use Scenario: Central display unit integrating navigation, media playback, Bluetooth hands-free, and vehicle settings in OEM dashboard. IC Role / Device Role / Timing Role: Application processor executing Linux/QNX OS, managing HDMI/LVDS display output, decoding MP3/WMA via software, and routing audio through ESAI/ASRC. Use Value: IPU accelerates QVGA video decode and WVGA display rendering while dual CAN interfaces enable direct integration with steering wheel controls and climate ECU. | Use Scenario: Multi-camera aggregation node for rear-view, blind-spot, and front ADAS vision processing before sending fused data to central ADAS controller. IC Role / Device Role / Timing Role: Real-time image acquisition hub synchronizing up to four camera sensors via parallel IPU interfaces and performing geometric correction/resolution scaling. Use Value: Hardware IPU pre-processing (YUV→RGB conversion, lens distortion correction) reduces latency versus software-only pipelines, enabling sub-100 ms end-to-end camera-to-display path. |
| In-Vehicle Telematics Gateway | Connected Navigation Module |
Use Scenario: Cellular-connected module aggregating GPS, CAN bus diagnostics, and over-the-air update handling for fleet management systems. IC Role / Device Role / Timing Role: Host processor running embedded Linux, managing LTE modem via USB, parsing UDS/OBD-II messages over CAN, and logging vehicle data to NAND flash. Use Value: Dual CAN controllers allow simultaneous access to powertrain and chassis networks; SDIO interface supports optional Wi-Fi/BT combo module for local diagnostics. | Use Scenario: Standalone navigation computer with offline map rendering, turn-by-turn guidance, and traffic-aware route recalculation using embedded GPS receiver. IC Role / Device Role / Timing Role: High-performance CPU executing map rendering engine, managing SPI NOR flash for map storage, and driving TFT-LCD via parallel display interface. Use Value: 532 MHz ARM1136JF-S core with VFP11 co-processor enables smooth vector-based map panning and real-time traffic overlay without frame drops. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive application processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCIMX355AJQ5CR2 | Includes OpenVG 1.1 GPU and CE-ATA interface; otherwise identical CPU/cache/peripheral set. | Required for applications needing 2D vector graphics acceleration (e.g., animated UI transitions) or embedded hard disk interface. | Select MCIMX355AJQ5CR2 only if GPU or CE-ATA functionality is mandatory; MCIMX351AJQ5CR2 offers lower BOM cost where those features are unused. |
| MCIMX356AJQ5CR2 | Adds PATA interface and full OpenVG GPU; retains same CPU/cache/peripherals as MCIMX355AJQ5CR2. | Suitable for legacy automotive HDD-based navigation systems requiring IDE interface compatibility. | Choose MCIMX356AJQ5CR2 when PATA support is required; MCIMX351AJQ5CR2 avoids unnecessary silicon complexity and cost for flash-only designs. |
Compared with MCIMX355AJQ5CR2 and MCIMX356AJQ5CR2, the MCIMX351AJQ5CR2 provides identical ARM1136JF-S performance, IPU, dual CAN, and memory subsystems but omits GPU and PATA/CE-ATA-making it optimal for cost-sensitive, flash-based infotainment systems where those peripherals remain unused.
Availability
MCIMX351AJQ5CR2 is available at Aetrix Electronics and suitable for automotive infotainment head units, ADAS camera hubs, and telematics gateways requiring stable component supply, long lifecycle support, and AEC-Q100 compliance.
Supply support for MCIMX351AJQ5CR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in automotive processors and radar technology.
The i.MX35 family was designed specifically for automotive infotainment and navigation systems, emphasizing AEC-Q100 qualification, real-time multimedia processing, and integration of CAN, USB, and display interfaces into a single SoC.
FAQ
What is the maximum operating frequency of the MCIMX351AJQ5CR2?
The MCIMX351AJQ5CR2 operates at a maximum frequency of 532 MHz, as confirmed in Table 1 of the MCIMX35SR2AEC datasheet (Rev. 10). This speed rating applies to silicon revision 2.1 and meets all specifications of the 400 MHz variant, allowing drop-in replacement in existing 400 MHz designs without timing revalidation.
Does the MCIMX351AJQ5CR2 include an OpenVG graphics accelerator?
No, the MCIMX351AJQ5CR2 does not include an OpenVG 1.1 graphics processing unit (GPU). As explicitly stated in Section 1.1 and Table 2 of the MCIMX35SR2AEC datasheet, the GPU is unavailable for the MCIMX351 variant; it is present only in MCIMX355 and MCIMX356 derivatives.
Is the MCIMX351AJQ5CR2 qualified for automotive use?
Yes, the MCIMX351AJQ5CR2 is AEC-Q100 Grade 3 qualified, rated for ambient operating temperatures from –40 °C to +85 °C. This qualification is documented in the Introduction section of the MCIMX35SR2AEC datasheet and verified through standardized stress testing per JEDEC JESD22-A108.
What memory types does the MCIMX351AJQ5CR2 support?
The MCIMX351AJQ5CR2 supports mobile DDR, DDR2 (4-bank architecture), and SDRAM up to 133 MHz via its External Memory Interface (EMI). It also interfaces with SLC/MLC NAND Flash, NOR Flash, and SRAM, as specified in Section 1 and Table 4 of the MCIMX35SR2AEC datasheet.
Does the MCIMX351AJQ5CR2 support Parallel ATA (PATA) interface?
No, the MCIMX351AJQ5CR2 does not support Parallel ATA (PATA). According to Table 2 in the MCIMX35SR2AEC datasheet, PATA is marked "-" for MCIMX351, and Section 1.1 explicitly states that PATA is not available for this variant-unlike MCIMX356 which includes it.
MCIMX351AJQ5CR2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 400-LFBGA
- Series:
- i.MX35
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Core Processor:
- ARM1136JF-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 532MHz
- Co-Processors/DSP:
- Multimedia; VFP
- RAM Controllers:
- LPDDR, DDR2
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- Keypad, KPP, LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 1.8V, 2.0V, 2.5V, 2.7V, 3.0V, 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Security Features:
- Secure Fusebox, Secure JTAG
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 400-LFBGA (17x17)
- Additional Interfaces:
- 1-Wire, ASRC, ATA, CAN, I2C, I2S, MMC/SDIO, SAI, SDHC, SPI, SSI, UART
MCIMX351AJQ5CR2 FAQ
1.How can I place an order for MCIMX351AJQ5CR2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MCIMX351AJQ5CR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCIMX351AJQ5CR2 reliable?
The price and inventory of MCIMX351AJQ5CR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCIMX351AJQ5CR2 is usually 5 days.
3.What payment methods are accepted for MCIMX351AJQ5CR2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCIMX351AJQ5CR2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCIMX351AJQ5CR2?
MCIMX351AJQ5CR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCIMX351AJQ5CR2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCIMX351AJQ5CR2?
For technical support, including MCIMX351AJQ5CR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCIMX351AJQ5CR2 requirements.
6.How does Aetrix verify that MCIMX351AJQ5CR2 is sourced from the original manufacturer or authorized distributors?
All MCIMX351AJQ5CR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCIMX351AJQ5CR2 meets industry standards.
7.What is the process for return or replacement of MCIMX351AJQ5CR2?
All MCIMX351AJQ5CR2 units undergo pre-shipment inspection (PSI). If there is an issue with MCIMX351AJQ5CR2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCIMX351AJQ5CR2 part is unused and in its original packaging.
Return procedure for MCIMX351AJQ5CR2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCIMX351AJQ5CR2 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

