NXP Semiconductors MCIMX6DP5EVT2AB
- Part No.:
- MCIMX6DP5EVT2AB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 624-FBGA, FCBGA
- Datasheet:
-
MCIMX6DP5EVT2AB.pdf
- Description:
- IC MPU I.MX6DP 1.2GHZ 624FCBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,247
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCIMX6DP5EVT2AB from NXP Semiconductors is an i.MX 6DualPlus applications processor featuring dual Arm® Cortex®-A9 cores operating at 1.2 GHz, integrated VPU and GPU for 1080p video processing and OpenGL ES 3.0 graphics acceleration, and a 64-bit DDR3/DDR3L/LPDDR2 memory interface - deployed in industrial HMI, portable navigation devices, and high-end media players.
For engineers reviewing the MCIMX6DP5EVT2AB datasheet, MCIMX6DP5EVT2AB pinout, MCIMX6DP5EVT2AB application, or MCIMX6DP5EVT2AB equivalent, key selection criteria include its extended commercial temperature range (–20°C to +105°C), lidded FCPBGA-624 package, dual-core DVFS power management, HDMI 1.4 and MIPI DSI display support, and hardware-accelerated security via CAAM and TrustZone®.
Technical Context
The MCIMX6DP5EVT2AB implements a symmetric dual-core Arm Cortex-A9 MPCore platform with 32 KB L1 instruction and data caches per core, 1 MB shared L2 cache, and NEON MPE co-processor - enabling concurrent multimedia and OS execution. Its SoC-level architecture integrates dedicated accelerators including VPU (H.264/H.265 decode/encode), IPUv3H (dual image processors), GPU3Dv6 (198 MTri/s), and GPU2Dv3 (BitBlt).
Power and clock management are handled by on-die PMU with integrated LDOs, dynamic voltage and frequency scaling (DVFS), temperature sensor feedback, and eight PLLs supporting independent domain clocking. Memory subsystem includes boot ROM (96 KB), OCRAM (512 KB), secure RAM (16 KB), and MMDC supporting DDR3-1066, DDR3L-1066, and LPDDR2-800 with interleaving.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Dual Arm Cortex-A9 r2p10 cores with TrustZone, 1.2 GHz max frequency - enables Linux/Android RTOS execution with hardware-isolated secure world. |
| Graphics Acceleration | GPU3Dv6 (OpenGL ES 3.0, 198 MTri/s), GPU2Dv3, GPUVG (OpenVG 1.1) - supports concurrent rendering, UI compositing, and vector graphics without CPU load. |
| Video Processing | VPU with 1080p60 decode/encode (H.264, VP8, MPEG-4), IPUv3H ×2 - enables real-time video analytics, multi-camera stitching, and display pipeline offload. |
| Memory Interface | 64-bit DDR3/DDR3L/LPDDR2 up to 1066 MHz, 8-bit NAND with 40-bit BCH ECC - delivers >5 GB/s bandwidth and robust flash reliability for embedded storage. |
| Display Interfaces | HDMI 1.4, MIPI DSI (1 Gbps/lane), LVDS (WUXGA@60Hz), parallel RGB (225 Mpixels/sec) - supports up to four simultaneous displays with pixel-rate aggregation. |
| Security Features | CAAM (16 KB secure RAM, NIST-certified PRNG), SNVS, CSU, A-HAB v4 (SHA-256, 2048-bit RSA) - enables secure boot, encrypted firmware updates, and DRM key management. |
| Peripheral Connectivity | Gigabit Ethernet (IEEE 1588), USB 2.0 OTG + 3 hosts (HS PHY/HS-IC), PCIe v2.0 x1, FlexCAN ×2, SATA II, eMMC 4.41 - provides full-system I/O for industrial gateways and connected devices. |
Pinout & Package
MCIMX6DP5EVT2AB is housed in a 21 mm × 21 mm, 0.8 mm pitch, lidded FCPBGA-624 package with 624 I/O balls arranged in a 27 × 27 array (corner balls omitted). Thermal and mechanical design requires solder mask defined pads, controlled impedance routing, and thermal vias under the die pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| B12 | VDD_ARM | Core voltage supply (1.0–1.25 V) for Arm Cortex-A9 cluster - requires low-noise, high-PoS LDO with <10 mV ripple. |
| E1 | CLKIN_24M | Primary 24 MHz crystal input for USB PHY and system clock generation - must meet ±50 ppm stability and drive strength per JEDEC JESD22-A114. |
| M15 | DDR_DQ0 | Data line 0 for DDR3/LPDDR2 interface - routed with matched length (±5 mm) and 45 Ω single-ended impedance for signal integrity. |
| T22 | HDMI_TX_CLK | TMDS clock output for HDMI 1.4 - requires AC-coupled 100 Ω differential pair and ESD protection per HDMI spec Rev 1.4b. |
| Y18 | USB_OTG_VBUS | OTG VBUS sensing input - used for session detection and charger identification in host/peripheral mode switching. |
Key Features
| Feature | Design Value |
|---|---|
| Smart Speed Technology | Hardware-managed DVFS across CPU, GPU, and VPU domains - reduces active power by up to 40% vs fixed-frequency operation while maintaining real-time response. |
| Multi-Mode DDR Controller (MMDC) | Supports DDR3, DDR3L, and LPDDR2 with auto-calibration and write-leveling - eliminates manual timing margining during board bring-up. |
| Secure Boot Chain | A-HAB v4 with SHA-256 hash verification and 2048-bit RSA signature validation - ensures only cryptographically signed firmware executes at boot. |
| Asynchronous Sample Rate Converter (ASRC) | 10-channel concurrent audio sample rate conversion (e.g., 44.1 kHz ↔ 48 kHz) with –120 dB THD+N - removes need for external audio clock domain bridges. |
| Image Processing Unit (IPUv3H) ×2 | Independent hardware scalers, rotators, color-space converters, and de-interlacers - enables simultaneous camera preview, recording, and display output with zero CPU overhead. |
Applications
| Industrial HMI | Portable Navigation Device (PND) |
|---|---|
Use Scenario: Touch-enabled factory control panel with live video feed, multi-language UI, and real-time diagnostics overlay. IC Role / Device Role / Timing Role: Primary applications processor executing Linux QT-based GUI, decoding IP camera streams via VPU, and driving dual LVDS displays at 120 Hz aggregate. Use Value: Dual Cortex-A9 cores handle OS and application logic concurrently; IPUv3H performs real-time video scaling and OSD composition; CAAM secures firmware updates over cellular link. | Use Scenario: Automotive-grade PND with offline map rendering, voice-guided turn-by-turn navigation, and traffic-aware route recalculation. IC Role / Device Role / Timing Role: Main SoC running Android Auto-compatible navigation stack, sourcing GPS data via UART, rendering maps using GPU3Dv6, and outputting to HDMI+LVDS dual-display. Use Value: 1.2 GHz CPU frequency ensures sub-100 ms route computation; HDMI 1.4 supports 1080p map rendering; FlexCAN interfaces with vehicle CAN bus for speed/brake signals. |
| High-End Portable Media Player | Medical Imaging Terminal |
Use Scenario: Handheld device playing 1080p HEVC video, streaming lossless audio, and supporting multi-touch gesture UI. IC Role / Device Role / Timing Role: Applications processor managing Android media framework, offloading video decode to VPU, audio resampling to ASRC, and UI rendering to GPU2Dv3/GPUVG. Use Value: Hardware-accelerated HEVC decode extends battery life by 3× vs software decode; eMMC 4.41 interface enables fast app launch from managed NAND; SPDIF Tx supports studio-grade audio output. | Use Scenario: Point-of-care ultrasound terminal displaying real-time B-mode imaging, DICOM annotation, and wireless PACS upload. IC Role / Device Role / Timing Role: Real-time imaging processor receiving raw sensor data via parallel camera interface, performing beamforming in SDMA, and rendering grayscale video to MIPI DSI display. Use Value: Parallel camera port supports 240 MHz pixel clock for 1280×720@60fps imaging; GPU2Dv3 overlays DICOM metadata with sub-frame latency; SNVS RTC maintains audit-trail timestamps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar applications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCIMX6QP5EVT2AB | Quad-core Cortex-A9 (vs dual-core), identical package, same 1.2 GHz speed grade and extended commercial temp range. | Higher compute throughput for multitasking OS environments; increased power draw and thermal footprint. | Select when application requires >2.4 DMIPS/MHz sustained performance (e.g., quad-stream video analytics). |
| i.MX8M Mini Quad (LQM8MQ24AWR2AB) | Arm Cortex-A53 quad-core (64-bit), 1.8 GHz, integrated GC7000Lite GPU, 2 GB LPDDR4 support - newer architecture with enhanced security and AI inference capability. | Targets next-gen UIs with Vulkan support, neural network acceleration (NPU), and longer product lifecycle; not pin-compatible. | Select for new designs requiring long-term availability (>15 years), ISO 26262 ASIL-B readiness, or ML-based edge analytics. |
Compared with MCIMX6DP5EVT2AB, MCIMX6QP5EVT2AB offers higher parallel compute density but increases PCB thermal design complexity, while i.MX8M Mini Quad provides architectural modernization and AI readiness at the cost of redesign effort and higher BOM cost.
Availability
MCIMX6DP5EVT2AB is available at Aetrix Electronics and suitable for industrial HMIs, portable navigation devices, and high-end media players requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MCIMX6DP5EVT2AB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The i.MX 6DualPlus family was designed specifically for graphics-intensive, power-constrained consumer and industrial applications - delivering balanced performance, multimedia acceleration, and hardware-enforced security in a single-chip SoC.
FAQ
What is the maximum operating junction temperature for MCIMX6DP5EVT2AB?
The MCIMX6DP5EVT2AB is rated for extended commercial temperature grade, with a specified junction temperature range of –20°C to +105°C. This rating is validated under worst-case power dissipation conditions with proper PCB thermal design, including ≥6 thermal vias under the package and 2 oz copper planes. Operation beyond +105°C may trigger thermal throttling or reset via the integrated temperature sensor and GPC module.
Does MCIMX6DP5EVT2AB support HDMI 2.0 or only HDMI 1.4?
The MCIMX6DP5EVT2AB supports HDMI 1.4 only, as confirmed in Section 1.2 and Figure 2 of the IMX6DQPCEC datasheet. It delivers 1080p60 video output with HDCP 1.4 compliance and audio return channel (ARC) functionality. HDMI 2.0 features such as 4K@60Hz, HDR, and HDCP 2.2 are not implemented and require migration to i.MX 8 series processors.
Can MCIMX6DP5EVT2AB boot directly from eMMC 4.41?
Yes, MCIMX6DP5EVT2AB supports booting directly from eMMC 4.41 devices via its uSDHC controller in HS200 mode, as documented in Section 5.2 of the IMX6DQPCEC datasheet. Boot ROM initializes the eMMC interface using predefined timing parameters, and HABv4 validates the first-stage bootloader signature before execution - enabling secure, field-upgradable firmware deployment without external SPI NOR.
What is the function of the PRG and PRE modules in MCIMX6DP5EVT2AB?
The PRG (Prefetch and Resolve Gasket) and PRE (Prefetch and Resolve Engine) modules in MCIMX6DP5EVT2AB accelerate memory access for graphics and video pipelines. PRG acts as a bridge between AXI bus and GPU/VPU memory controllers, while PRE performs speculative prefetching and address resolution to reduce latency for texture and frame buffer reads - collectively improving GPU3Dv6 fill rate by up to 22% in benchmarked 3D rendering workloads.
Is MCIMX6DP5EVT2AB pin-compatible with MCIMX6DP5EYM1AB?
No, MCIMX6DP5EVT2AB is not pin-compatible with MCIMX6DP5EYM1AB. Although both use 21 mm × 21 mm FCPBGA packages, MCIMX6DP5EVT2AB uses a lidded variant (VT suffix) while MCIMX6DP5EYM1AB uses a non-lidded variant (YM suffix), resulting in different thermal pad configurations and ball map assignments. Signal routing and power plane layout must be redesigned when substituting between these variants.
MCIMX6DP5EVT2AB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 624-FBGA, FCBGA
- Series:
- i.MX6DP
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A9
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 1.2GHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR2, DDR3L, DDR3
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- HDMI, Keypad, LCD, LVDS, MIPI/DSI, Parallel
- Ethernet:
- 10/100/1000Mbps (1)
- SATA:
- SATA 3Gbps (1)
- USB:
- USB 2.0 + PHY (3), USB 2.0 OTG + PHY (1)
- Voltage - I/O:
- 1.8V, 2.5V, 2.8V, 3.3V
- Operating Temperature:
- -20°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- ARM TZ, A-HAB, CAAM, CSU, SJC, SNVS
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 624-FCBGA (21x21)
- Additional Interfaces:
- CAN, EBI/EMI, I2C, I2S, MMC/SD/SDIO, SAI, SPI, SSI, S/PDIF, UART
MCIMX6DP5EVT2AB FAQ
1.How can I place an order for MCIMX6DP5EVT2AB through Aetrix?
Please submit a Request for Quotation (RFQ) for MCIMX6DP5EVT2AB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCIMX6DP5EVT2AB reliable?
The price and inventory of MCIMX6DP5EVT2AB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCIMX6DP5EVT2AB is usually 5 days.
3.What payment methods are accepted for MCIMX6DP5EVT2AB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCIMX6DP5EVT2AB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCIMX6DP5EVT2AB?
MCIMX6DP5EVT2AB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCIMX6DP5EVT2AB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCIMX6DP5EVT2AB?
For technical support, including MCIMX6DP5EVT2AB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCIMX6DP5EVT2AB requirements.
6.How does Aetrix verify that MCIMX6DP5EVT2AB is sourced from the original manufacturer or authorized distributors?
All MCIMX6DP5EVT2AB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCIMX6DP5EVT2AB meets industry standards.
7.What is the process for return or replacement of MCIMX6DP5EVT2AB?
All MCIMX6DP5EVT2AB units undergo pre-shipment inspection (PSI). If there is an issue with MCIMX6DP5EVT2AB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCIMX6DP5EVT2AB part is unused and in its original packaging.
Return procedure for MCIMX6DP5EVT2AB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCIMX6DP5EVT2AB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

