NXP Semiconductors MCIMX6X1EVK10AC
- Part No.:
- MCIMX6X1EVK10AC
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 400-LFBGA
- Datasheet:
-
MCIMX6X1EVK10AC.pdf
- Description:
- IC MPU I.MX6SX 1GHZ 400MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,084
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCIMX6X1EVK10AC from NXP Semiconductors is an i.MX 6SoloX heterogeneous applications processor featuring a 1 GHz Arm Cortex-A9 core and a 227 MHz Arm Cortex-M4 core in a 14×14 mm, 0.65 mm pitch MAPBGA package (code "VK"). It supports DDR3/DDR3L/LPDDR2-800 memory, dual Gigabit Ethernet with AVB, two FlexCAN 2.0B interfaces, and two 4-channel 12-bit ADCs - deployed in industrial HMI and connected medical devices.
For engineers reviewing the MCIMX6X1EVK10AC datasheet, MCIMX6X1EVK10AC pinout, MCIMX6X1EVK10AC application, or MCIMX6X1EVK10AC equivalent, key selection criteria include its extended commercial temperature range (–20°C to +105°C), absence of GPU/PCIe/LVDS/MLB features per mask set 4N19K, and BGA-289 pin compatibility within the VK package family.
Technical Context
The MCIMX6X1EVK10AC implements a tightly coupled dual-core architecture: the Cortex-A9 runs Linux for high-level tasks while the Cortex-M4 executes real-time firmware (e.g., FreeRTOS) for deterministic control, with shared memory via RDC and MU interconnects. Its clock system includes seven PLLs, on-chip 32 kHz and 24 MHz oscillators, and dynamic voltage/frequency scaling for power optimization.
Memory subsystem comprises 256 KB L2 cache, 32 KB L1 instruction/data caches per A9 core, 16 KB I/D caches and 64 KB TCM for M4, plus 128 KB OCRAM and 96 KB boot ROM with HABv4 secure boot. Peripheral routing uses IOMUXC with pin multiplexing - all interfaces (e.g., eCSPI, UART, ENET) are functionally defined but not simultaneously available due to mux constraints.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Heterogeneous dual-core: Arm Cortex-A9 @ 1 GHz + Arm Cortex-M4 @ 227 MHz - enables concurrent OS and RTOS execution with hardware isolation. |
| Memory Interface | 32-bit DDR3/DDR3L/LPDDR2-800 - supports up to 2 GB external RAM with MMDC controller and 62-bit BCH ECC for NAND. |
| Package | MAPBGA, 14 mm × 14 mm, 0.65 mm pitch, 289 balls (VK code) - requires 8-layer PCB with controlled impedance for signal integrity. |
| Temperature Range | Extended commercial: –20°C to +105°C junction - validated for industrial edge gateways and medical monitors without active cooling. |
| ADC | Two independent 12-bit SAR ADCs, each with 4 single-ended inputs - supports sensor fusion in access control panels and home energy systems. |
| Ethernet | Dual 10/100/1000 Mbps MACs with IEEE 1588 and AVB support - enables time-synchronized audio/video streaming in IP phones and smart appliances. |
| CAN | Two FlexCAN 2.0B modules, 1 Mbps - provides robust fieldbus connectivity for building automation and portable diagnostics equipment. |
Pinout & Package
MCIMX6X1EVK10AC is housed in a 14×14 mm, 0.65 mm pitch MAPBGA package (289-ball layout, "VK" code), with ball map defined in Section 6.5 of IMX6SXCEC Rev. 4. Pin functions follow IOMUXC-controlled multiplexing; no dedicated pinout diagram is provided for this specific variant, but full signal assignment is documented in Table 6-12 (pages 185–200) for the 14×14NP package.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_ARM | Core power supply for Cortex-A9 | Requires dedicated 1.2 V ±3% low-noise regulator; decoupling critical for 1 GHz operation stability. |
| VDD_SOC | SoC logic and interconnect supply | 1.2 V ±3% input powering L2 cache, MMDC, and AXI fabric - shared with GPU domain (disabled in this variant). |
| VDDA_3P3 | Analog I/O supply | 3.3 V ±5% rail for ADC reference, USB PHY, and analog peripherals - must be filtered to <10 mV ripple. |
| ENET1_RXD0–3 | Gigabit Ethernet receive data | LVDS-compatible differential pair inputs; require 100 Ω termination and length-matched routing to PHY. |
| FLEXCAN1_TX/RX | CAN bus transceiver interface | Direct connection to external CAN transceiver (e.g., TJA1042); no internal termination - external 120 Ω bias required. |
| ADC1_IN0–3 | Analog input channels | Single-ended 0–3.3 V inputs with 12-bit resolution; internal 1.8 V reference - no external reference needed. |
Key Features
| Feature | Design Value |
|---|---|
| Heterogeneous dual-core execution | Enables Linux on Cortex-A9 for UI/networking and FreeRTOS on Cortex-M4 for motor control or sensor polling - zero inter-core latency via MU mailbox. |
| Secure boot with HABv4 | Supports SHA-256 hash verification and 2048-bit RSA signature validation at boot - prevents unauthorized firmware loading in medical and access control systems. |
| Dual AVB-capable Ethernet | Hardware timestamping and traffic shaping per IEEE 1722/1588 - delivers sub-50 µs jitter for synchronized audio in IP phones and smart speakers. |
| Smart power management | DVFS and domain-level power gating reduce active power to <1.2 W under typical HMI workload - extends battery life in portable health monitors. |
| Flexible peripheral muxing | IOMUXC allows runtime reassignment of 300+ signals across 50+ pads - simplifies board reuse across variants (e.g., VK vs VO packages). |
Applications
| Industrial HMI Panels | Connected Medical Devices |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time status visualization and alarm logging. IC Role / Device Role / Timing Role: MCIMX6X1EVK10AC serves as main application processor - Cortex-A9 renders Qt-based GUI via parallel LCDIF; Cortex-M4 samples encoder feedback and controls PWM outputs. Use Value: Dual-core separation ensures deterministic motion control (M4) while maintaining responsive UI (A9), eliminating jitter during simultaneous display updates and I/O scanning. |
Use Scenario: Portable blood glucose meter with Bluetooth LE connectivity, touch interface, and multi-sensor data aggregation (temperature, humidity, optical). IC Role / Device Role / Timing Role: MCIMX6X1EVK10AC acts as system-on-module host - Cortex-A9 manages BLE stack and cloud sync; Cortex-M4 handles ADC sampling, calibration math, and low-power sleep state transitions. Use Value: Integrated 12-bit ADCs eliminate external signal conditioning ICs; DVFS reduces average current to 85 mA during active measurement - enabling >12-hour battery life. |
| Smart Home Energy Gateways | IP-Based Access Control Systems |
Use Scenario: Residential gateway aggregating Zigbee/Z-Wave sensors, controlling HVAC loads, and reporting usage to utility APIs via Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: MCIMX6X1EVK10AC functions as central hub controller - Cortex-A9 runs embedded Linux with MQTT broker; Cortex-M4 manages real-time load switching and tamper detection interrupts. Use Value: Dual Ethernet ports enable segregated LAN/WAN traffic; FlexCAN interfaces legacy building meters - reducing BOM cost versus discrete MCU + Ethernet PHY solutions. |
Use Scenario: Wall-mounted door controller supporting RFID/NFC badge readers, biometric scanners, relay outputs, and PoE-powered camera feed. IC Role / Device Role / Timing Role: MCIMX6X1EVK10AC operates as secure access node - Cortex-A9 hosts web server and TLS stack; Cortex-M4 validates cryptographic signatures on badge credentials and drives Wiegand output. Use Value: CAAM hardware accelerates AES-256 encryption and RSA-2048 signing - cuts credential verification time to <15 ms, enabling sub-second door unlock latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar heterogeneous applications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCIMX6X1EVO10AC | 17×17 mm, 0.8 mm pitch MAPBGA (VO code); adds LVDS display interface; same core speeds, temp grade, and mask set (4N19K) | Required for designs needing LVDS panel support (e.g., automotive dashboards); larger footprint increases PCB area by 46% | Select when LVDS output is mandatory and board space permits larger BGA; identical software stack and security features. |
| MCIMX6X3EVK10AC | Same 14×14 mm VK package; enables PCIe and LVDS (mask set 4N19K); retains dual ADC and AVB Ethernet | Suitable for higher-performance edge AI inference gateways requiring PCIe-connected ML accelerators or dual-display HMI | Choose if future expansion demands PCIe x1 or LVDS - avoids redesign; shares pinout but requires updated bootloader for enabled peripherals. |
Compared with MCIMX6X1EVK10AC, MCIMX6X1EVO10AC offers LVDS support in a larger package for display-rich applications, while MCIMX6X3EVK10AC unlocks PCIe and LVDS in the same footprint - making it a forward-compatible upgrade path without PCB revision.
Availability
MCIMX6X1EVK10AC is available at Aetrix Electronics and suitable for industrial HMI panels, connected medical devices, and smart home energy gateways requiring stable component supply across multi-year production cycles.
Supply support for MCIMX6X1EVK10AC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with over 50 years of embedded systems expertise.
The i.MX 6SoloX product line was designed specifically for resource-constrained, cost-sensitive connected devices requiring real-time responsiveness and rich multimedia capability - balancing performance, power, and security in a single SoC.
FAQ
What is the maximum operating frequency of the Cortex-A9 core in MCIMX6X1EVK10AC?
The MCIMX6X1EVK10AC Cortex-A9 core operates at a maximum frequency of 1 GHz, as confirmed in Table 1 of the IMX6SXCEC datasheet (Rev. 4). This speed is achievable with a 24 MHz crystal input and proper thermal management within the –20°C to +105°C junction temperature range. The MCIMX6X1EVK10AC mask set 4N19K fully supports this rating without derating.
Does MCIMX6X1EVK10AC include hardware graphics acceleration?
No, MCIMX6X1EVK10AC does not include 2D or 3D GPU functionality. Per Table 1 and Section 1.2 of the IMX6SXCEC datasheet, this variant explicitly disables the GC400T graphics engine, PXP pixel pipeline, and associated display acceleration blocks. Graphics rendering must be handled in software or via external GPU.
What package type and ball count does MCIMX6X1EVK10AC use?
MCIMX6X1EVK10AC uses a 14 mm × 14 mm MAPBGA package with 0.65 mm pitch and 289 solder balls, identified by package code "VK". This is documented in Table 1 (Ordering Information) and Section 6.5 (14×14 mm Package Information) of the IMX6SXCEC Rev. 4 datasheet.
Can MCIMX6X1EVK10AC support secure boot with cryptographic verification?
Yes, MCIMX6X1EVK10AC supports Advanced High Assurance Boot (A-HAB) v4 with SHA-256 hashing and 2048-bit RSA signature verification, implemented in on-chip ROM. This is enabled via eFUSE programming and enforced before any user code execution - a core feature of all i.MX 6SoloX processors including MCIMX6X1EVK10AC.
Are the two ADC modules in MCIMX6X1EVK10AC simultaneously usable?
Yes, MCIMX6X1EVK10AC integrates two independent 12-bit SAR ADC modules (ADC1 and ADC2), each with four single-ended inputs. They operate concurrently with separate conversion triggers and result registers - verified in Section 4.13 (A/D Converter) and Table 2 (Modules List) of the IMX6SXCEC datasheet.
MCIMX6X1EVK10AC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 400-LFBGA
- Series:
- i.MX6SX
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A9, ARM® Cortex®-M4
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 227MHz, 1GHz
- Co-Processors/DSP:
- Multimedia; NEON™ MPE
- RAM Controllers:
- LPDDR2, LVDDR3, DDR3
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- Keypad, LCD
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (1), USB 2.0 OTG + PHY (2)
- Voltage - I/O:
- 1.8V, 2.5V, 2.8V, 3.15V
- Operating Temperature:
- -20°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- A-HAB, ARM TZ, CAAM, CSU, SNVS, System JTAG, TVDECODE
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 400-MAPBGA (14x14)
- Additional Interfaces:
- AC'97, CAN, I2C, I2S, MMC/SD/SDIO, SAI, SPDIF, SPI, SSI, UART
MCIMX6X1EVK10AC FAQ
1.How can I place an order for MCIMX6X1EVK10AC through Aetrix?
Please submit a Request for Quotation (RFQ) for MCIMX6X1EVK10AC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCIMX6X1EVK10AC reliable?
The price and inventory of MCIMX6X1EVK10AC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCIMX6X1EVK10AC is usually 5 days.
3.What payment methods are accepted for MCIMX6X1EVK10AC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCIMX6X1EVK10AC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCIMX6X1EVK10AC?
MCIMX6X1EVK10AC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCIMX6X1EVK10AC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCIMX6X1EVK10AC?
For technical support, including MCIMX6X1EVK10AC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCIMX6X1EVK10AC requirements.
6.How does Aetrix verify that MCIMX6X1EVK10AC is sourced from the original manufacturer or authorized distributors?
All MCIMX6X1EVK10AC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCIMX6X1EVK10AC meets industry standards.
7.What is the process for return or replacement of MCIMX6X1EVK10AC?
All MCIMX6X1EVK10AC units undergo pre-shipment inspection (PSI). If there is an issue with MCIMX6X1EVK10AC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCIMX6X1EVK10AC part is unused and in its original packaging.
Return procedure for MCIMX6X1EVK10AC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCIMX6X1EVK10AC Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

