My Inquiry
My Account
NXP Semiconductors MCIMX6X1EVO10AC
- Part No.:
- MCIMX6X1EVO10AC
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 400-LFBGA
- Datasheet:
-
MCIMX6X1EVO10AC.pdf
- Description:
- IC MPU I.MX6SX 1GHZ 400MAPBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,973
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCIMX6X1EVO10AC from NXP Semiconductors is a heterogeneous dual-core applications processor integrating an Arm Cortex-A9 core (1 GHz) and an Arm Cortex-M4 core (227 MHz) in a 17×17 mm, 0.8 mm pitch MAPBGA package. It supports DDR3/DDR3L/LPDDR2-800 memory, dual Gigabit Ethernet with AVB, two FlexCAN 2.0B interfaces, and two 4-channel 12-bit ADCs - deployed in industrial HMI and connected medical devices requiring deterministic real-time response alongside Linux-based application processing.
For engineers reviewing the MCIMX6X1EVO10AC datasheet, MCIMX6X1EVO10AC pinout, MCIMX6X1EVO10AC application, or MCIMX6X1EVO10AC equivalent, key selection criteria include confirmed absence of GPU, PCIe, LVDS, and MLB functions; extended commercial temperature range (–20°C to +105°C); 17×17 mm BGA package with "VO" code; and dual-core partitioning for Linux + RTOS coexistence.
Technical Context
The MCIMX6X1EVO10AC implements a tightly coupled heterogeneous architecture where the Cortex-A9 handles high-level OS tasks (Linux, Android) while the Cortex-M4 executes time-critical firmware (FreeRTOS, MQX) with dedicated TCM (64 KB), MPU, and FPU - enabling deterministic interrupt latency under 1 µs. Its memory subsystem includes 256 KB L2 cache, 128 KB OCRAM, and boot ROM with HABv4 secure boot.
Power management integrates DVFS, on-die temperature sensing, and domain-specific LDOs; I/O subsystem provides 4× eCSPI, 4× I²C, 6× UART (up to 5 Mbps), ASRC for audio sample rate conversion, and dual ENET controllers compliant with IEEE 1588 and AVB - all routed through a configurable IOMUX supporting pin multiplexing across 300+ signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Cortex-A9 Speed | 1 GHz - Enables full Linux kernel execution with GUI stack (e.g., Wayland) at 60 fps on parallel display interface. |
| Cortex-M4 Speed | 227 MHz - Supports real-time motor control or sensor fusion algorithms with sub-10 µs ISR latency. |
| Memory Interface | 32-bit DDR3/DDR3L/LPDDR2-800 - Delivers up to 6.4 GB/s bandwidth for multimedia buffering and frame buffer access. |
| ADC | Two 12-bit, 4-channel - Provides simultaneous sampling for multi-sensor health monitoring (ECG, SpO₂, temperature). |
| Package | 17×17 mm MAPBGA, 0.8 mm pitch, "VO" code - Matches PCB layout for i.MX 6SoloX reference designs; excludes PCIe/LVDS signal balls. |
| Temperature Range | –20°C to +105°C junction - Qualified for extended commercial use in enclosed industrial enclosures without active cooling. |
| Ethernet | Dual 10/100/1000 Mbps with AVB & IEEE 1588 - Enables synchronized audio/video streaming and time-sensitive networking in smart building gateways. |
Pinout & Package
MCIMX6X1EVO10AC uses a 17×17 mm, 0.8 mm pitch MAPBGA package (code "VO") with 364 solder balls. This variant omits PCIe, LVDS, and MLB signals per NXP's package mapping - reducing ball count versus "VM" or "VN" variants while retaining dual CAN, dual Ethernet, USB OTG, and parallel display support.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_ARM | Cortex-A9 Core Supply | 1.05–1.3 V regulated input; requires external PMIC sequencing with VDD_SOC and VDD_PU. |
| VDD_SOC | SoC Logic & L2 Cache Supply | 0.95–1.1 V; powers CCM, GPC, MMDC, and interconnect fabric - critical for DDR timing stability. |
| ENET1_RXD0–3 | Gigabit Ethernet Receive Data | LVDS-compatible differential inputs; require 100 Ω termination to VDD_IO and AC coupling per IEEE 802.3. |
| FLEXCAN1_TX/RX | CAN 2.0B Transceiver Interface | 5 V-tolerant CMOS; direct connection to ISO 11898-2 transceiver (e.g., TJA1043) without level-shifting. |
| ADC1_IN0–3 | Analog Input Channel 0–3 | Single-ended 0–1.8 V range; internal 12-bit SAR converter with 1 MSPS max sampling rate per channel. |
Key Features
| Feature | Design Value |
|---|---|
| Heterogeneous Dual-Core Partitioning | Enables Linux on Cortex-A9 + FreeRTOS on Cortex-M4 with shared memory and MU inter-core messaging - eliminating need for external microcontroller in HMI systems. |
| Secure Boot (HABv4) | Supports SHA-256, 2048-bit RSA signature verification and eFUSE-based CSU policy enforcement - required for HIPAA-compliant medical firmware updates. |
| Dual Gigabit Ethernet with AVB | Hardware timestamping and traffic shaping per IEEE 802.1Qat/1Qav - enables synchronized multi-room audio distribution without external switch. |
| Smart DMA (SDMA) | Programmable engine offloads CPU from peripheral data movement (e.g., camera → PXP → LCDIF) - reduces A9 core load by >40% in video pipeline use cases. |
| CAAM Cryptographic Engine | Hardware-accelerated AES-128/256, SHA-1/256, RNG (NIST-certified) - achieves 200+ Mbps encrypted throughput with <5% CPU utilization. |
Applications
| Industrial HMI Panels | Connected Medical Devices |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time alarm logging and web-based diagnostics. IC Role / Device Role / Timing Role: MCIMX6X1EVO10AC serves as main application processor (Cortex-A9) and safety monitor (Cortex-M4), managing UI rendering, EtherNet/IP communication, and watchdog-triggered fail-safe shutdown. Use Value: Dual-core isolation ensures UI remains responsive during network storms; extended temperature rating eliminates derating in uncooled cabinets. |
Use Scenario: Portable patient monitor aggregating ECG, SpO₂, and NIBP data for cloud upload and local display. IC Role / Device Role / Timing Role: MCIMX6X1EVO10AC hosts Linux-based telemetry stack (Cortex-A9) and processes raw ADC samples with adaptive filtering (Cortex-M4) at 1 kHz sample rate. Use Value: Integrated dual 12-bit ADCs eliminate external analog front-end ICs; CAAM secures PHI transmission per HIPAA requirements. |
| Smart Building Gateways | IP-Based Audio Distribution Systems |
Use Scenario: Edge gateway consolidating BACnet MS/TP, Modbus RTU, and KNX traffic into MQTT over TLS to cloud SCADA. IC Role / Device Role / Timing Role: MCIMX6X1EVO10AC runs protocol translation services (Cortex-A9) and manages isolated serial port state machines (Cortex-M4) with guaranteed 10 ms response to bus arbitration events. Use Value: Dual CAN and 6 UARTs enable native fieldbus bridging; extended temp range supports attic-mounted deployment. |
Use Scenario: Multi-zone audio controller distributing synchronized lossless streams to ceiling speakers via AVB. IC Role / Device Role / Timing Role: MCIMX6X1EVO10AC acts as AVB talker/listener endpoint with hardware timestamping (ENET), ASRC sample rate conversion, and ESAI audio routing. Use Value: IEEE 1588 PTP clock synchronization accuracy <1 µs enables lip-sync across 32 zones without external grandmaster. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar heterogeneous applications processors.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCIMX6X1EVK10AC | Same dual-core speeds and temperature grade, but 14×14 mm, 0.65 mm pitch BGA ("VK") - lacks ENET PHY support and has reduced I/O count. | Suitable for space-constrained portable devices where dual Ethernet is not required. | Select MCIMX6X1EVK10AC only if PCB area is <200 mm² and Ethernet is handled externally. |
| MCIMX6X2EVN10AC | Includes PCIe v2.0 x1 and LVDS display interface; same 17×17 mm BGA ("VN") but adds PCIe signal balls - increases pin count and thermal density. | Required for designs needing FPGA co-processing or high-resolution LVDS panels (e.g., automotive dashboards). | Choose MCIMX6X2EVN10AC when PCIe expansion or native LVDS output is mandatory; otherwise MCIMX6X1EVO10AC offers lower BOM cost and simpler layout. |
Compared with MCIMX6X1EVK10AC, MCIMX6X1EVO10AC delivers higher I/O count and integrated ENET PHY support in a thermally optimized 17×17 mm footprint; versus MCIMX6X2EVN10AC, it trades PCIe/LVDS capability for lower power, reduced layout complexity, and cost savings in non-automotive industrial applications.
Availability
MCIMX6X1EVO10AC is available at Aetrix Electronics and suitable for industrial HMI panels, connected medical devices, smart building gateways, and IP-based audio distribution systems requiring stable component supply across multi-year production cycles.
Supply support for MCIMX6X1EVO10AC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The i.MX 6SoloX product line was designed specifically for resource-constrained connected devices requiring both high-level OS capability and hard real-time responsiveness - targeting human-machine interfaces, portable healthcare, and smart infrastructure edge nodes.
FAQ
What is the maximum operating frequency of the Cortex-A9 core in MCIMX6X1EVO10AC?
The Cortex-A9 core in MCIMX6X1EVO10AC operates at a maximum frequency of 1 GHz, validated under extended commercial temperature conditions (–20°C to +105°C junction). This speed assumes use of a 24 MHz crystal oscillator and compliance with voltage scaling requirements specified in Section 4.2 of the IMX6SXCEC datasheet. The MCIMX6X1EVO10AC does not support overclocking beyond this rated speed.
Does MCIMX6X1EVO10AC include a graphics processing unit (GPU)?
No, MCIMX6X1EVO10AC explicitly excludes 2D and 3D GPU functionality as stated in its ordering information row: "Features not supported: - 2D&3D GPU - PCIe - LVDS - MLB". This distinguishes it from higher-tier i.MX 6SoloX variants like MCIMX6X4EVM10AC. Graphics rendering must be implemented in software or via external accelerators when using MCIMX6X1EVO10AC.
What package type and dimensions does MCIMX6X1EVO10AC use?
MCIMX6X1EVO10AC uses a 17×17 mm MAPBGA package with 0.8 mm ball pitch and "VO" package code. It contains 364 solder balls and is designated "NP" (No PCIe), meaning PCIe-related signal balls are omitted - simplifying PCB layout and reducing layer count versus "VN" or "VM" variants.
How many ADC channels does MCIMX6X1EVO10AC support, and what is their resolution?
MCIMX6X1EVO10AC integrates two independent 12-bit successive approximation register (SAR) ADC modules, each with four single-ended input channels (ADC1_IN0–3 and ADC2_IN0–3). Total usable channels are eight, with maximum sampling rate of 1 MSPS per channel and input voltage range of 0–1.8 V referenced to VREF.
Is MCIMX6X1EVO10AC pin-compatible with other i.MX 6SoloX processors?
No, MCIMX6X1EVO10AC is not pin-compatible with other i.MX 6SoloX processors due to differing package codes and signal allocations: "VO" (17×17 NP) differs electrically and physically from "VK" (14×14 NP), "VN" (17×17 WP), and "VM" (19×19). Ball maps, power domains, and I/O voltage groupings are unique to each package variant - requiring separate PCB layouts.
MCIMX6X1EVO10AC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 400-LFBGA
- Series:
- i.MX6SX
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A9, ARM® Cortex®-M4
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 227MHz, 1GHz
- Co-Processors/DSP:
- Multimedia; NEON™ MPE
- RAM Controllers:
- LPDDR2, LVDDR3, DDR3
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- Keypad, LCD
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (1), USB 2.0 OTG + PHY (2)
- Voltage - I/O:
- 1.8V, 2.5V, 2.8V, 3.15V
- Operating Temperature:
- -20°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- A-HAB, ARM TZ, CAAM, CSU, SNVS, System JTAG, TVDECODE
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 400-MAPBGA (17x17)
- Additional Interfaces:
- AC'97, CAN, I2C, I2S, MMC/SD/SDIO, SAI, SPDIF, SPI, SSI, UART
MCIMX6X1EVO10AC FAQ
1.How can I place an order for MCIMX6X1EVO10AC through Aetrix?
Please submit a Request for Quotation (RFQ) for MCIMX6X1EVO10AC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCIMX6X1EVO10AC reliable?
The price and inventory of MCIMX6X1EVO10AC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCIMX6X1EVO10AC is usually 5 days.
3.What payment methods are accepted for MCIMX6X1EVO10AC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCIMX6X1EVO10AC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCIMX6X1EVO10AC?
MCIMX6X1EVO10AC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCIMX6X1EVO10AC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCIMX6X1EVO10AC?
For technical support, including MCIMX6X1EVO10AC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCIMX6X1EVO10AC requirements.
6.How does Aetrix verify that MCIMX6X1EVO10AC is sourced from the original manufacturer or authorized distributors?
All MCIMX6X1EVO10AC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCIMX6X1EVO10AC meets industry standards.
7.What is the process for return or replacement of MCIMX6X1EVO10AC?
All MCIMX6X1EVO10AC units undergo pre-shipment inspection (PSI). If there is an issue with MCIMX6X1EVO10AC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCIMX6X1EVO10AC part is unused and in its original packaging.
Return procedure for MCIMX6X1EVO10AC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCIMX6X1EVO10AC Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
