Microchip Technology MCP19118-E/MJVAO
- Part No.:
- MCP19118-E/MJVAO
- Manufacturer:
- Microchip Technology
- Category:
- DC DC Switching Controllers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
MCP19118-E/MJVAO.pdf
- Description:
- 40V POINT OF LOAD CONVERTER
- Quantity:
- Payment:

- Shipping:

Inventory:2,734
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP19118-E/MJVAO from Microchip Technology is a digitally-enhanced synchronous buck controller IC integrating an 8-bit PIC microcontroller core, dual 5V LDOs, and high-current gate drivers for high-efficiency DC/DC conversion. It supports 4.5V–40V input, 0.5V–3.6V output (with external divider >3.6V), 100 kHz–1.6 MHz switching frequency, and peak current mode control - deployed in industrial power supplies requiring programmable protection and PMBus/I²C configurability.
For engineers reviewing the MCP19118-E/MJVAO datasheet, MCP19118-E/MJVAO pinout, MCP19118-E/MJVAO application, or MCP19118-E/MJVAO equivalent, key selection considerations include its 24-pin QFN (4 mm × 4 mm) package, 11 I/O pins with three open-drain outputs, integrated 10-bit ADC with 12 internal + 8 external channels, and dual-role synchronization capability (master/slave) for multi-output systems.
Technical Context
The MCP19118-E/MJVAO implements analog PWM regulation with digital supervision: its peak current mode control loop operates independently of firmware, while the embedded PIC core configures protection thresholds (OVP/UVP/OCP), soft-start profile, dead time, and thermal shutdown behavior via flash memory. The device uses differential remote voltage sensing (+VSEN/−VSEN) and bidirectional current sensing (+ISEN/−ISEN) to maintain tight output regulation under dynamic load conditions.
It features two independent 5V rails: VDD powers the MCU core and digital peripherals (1 µF bypass required), while VDR supplies the synchronous gate drivers. The 24-pin QFN exposes dedicated high-current terminals (HDRV, LDRV, PHASE, BOOT, PGND) and isolated signal ground (GND), enabling clean separation between power and control domains in high-noise buck topologies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 40V - supports wide-input industrial and automotive battery-fed applications without external pre-regulation. |
| Output Voltage Range | 0.5V to 3.6V - fixed analog regulation range; >3.6V requires external resistor divider for feedback scaling. |
| Switching Frequency | 100 kHz to 1.6 MHz - user-configurable via firmware or register setting; enables optimization of size vs. efficiency trade-offs. |
| Gate Drive Capability | High-drive: 1A/2A source/sink; Low-drive: 2A/4A source/sink - drives standard MOSFETs directly without external buffers. |
| ADC Resolution & Channels | 10-bit resolution with 12 internal + 8 external analog inputs - enables real-time monitoring of VIN, VOUT, IOUT, temperature, and auxiliary signals. |
| Program Memory | 4096-word Flash (14-bit words) with 100,000 write endurance and >40-year retention - stores custom startup sequences, fault responses, and calibration data. |
| Communication Interface | I²C/SMBus/PMBus-compatible - allows host MCU or system manager to read telemetry and reconfigure operating parameters dynamically. |
Pinout & Package
Package: 24-pin QFN (4 mm × 4 mm, exposed thermal pad), RoHS-compliant, moisture-sensitive level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GPA0–GPA7, GPB0–GPB2 | Configurable GPIO / ADC / I²C / Debug | 11 general-purpose I/O pins (3 open-drain); GPA7/SDA and GPB0/SDA support I²C bus; GPA2 supports INT/T0CKI; all support IOC. |
| VIN | Main Power Input | 4.5V–40V supply input; decoupling capacitor required between VIN and GND. |
| VDD | MCU Core Supply | +5V LDO output for digital logic; requires 1 µF ceramic capacitor to PGND. |
| VDR | Driver Supply Input | +5V supply for gate drivers; may be tied directly to VDD or filtered via RC network. |
| HDRV / LDRV / PHASE / BOOT | Synchronous Buck Driver Interface | HDRV drives high-side MOSFET gate; LDRV drives low-side MOSFET gate; PHASE is switch-node connection; BOOT supplies floating high-side driver. |
| +VSEN / −VSEN | Differential Output Sense | Enables Kelvin sensing of regulated output voltage; rejects PCB trace resistance errors. |
| +ISEN / −ISEN | Differential Current Sense | Supports bidirectional current measurement across sense resistor; feeds analog current-mode control loop. |
| GND / PGND | Ground Separation | GND = small-signal reference; PGND = high-current return path; must be joined at single point near VIN capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Synchronous Drivers | Eliminates need for external high-side gate driver ICs; supports 1A/2A (high-drive) or 2A/4A (low-drive) sourcing/sinking into MOSFET gates. |
| Dual 5V LDOs | Separate VDD (MCU/digital) and VDR (driver) rails prevent noise coupling from gate switching into logic domain. |
| Configurable Protection Set | Runtime-adjustable overvoltage, undervoltage, overcurrent, and thermal shutdown thresholds stored in nonvolatile memory. |
| Differential Sensing Inputs | +VSEN/−VSEN and +ISEN/−ISEN reject common-mode noise and PCB layout errors, improving regulation accuracy to ±0.5%. |
| Multi-Output Synchronization | Master/slave operation via CLKPIN (GPA1) or ALT_CLKPIN (GPB5 on MCP19119 only) - MCP19118 supports master/slave using GPA1 only. |
| In-Circuit Serial Programming | Two-pin ICSP™ interface (GPA6/ICSPDAT, GPA7/ICSPCLK) enables field firmware updates without removing the device from PCB. |
Applications
| Industrial AC/DC Adapters | Telecom Intermediate Bus Converters |
|---|---|
|
Use Scenario: 48V input to 3.3V/12A output in DIN-rail mounted power supply with remote monitoring. IC Role / Device Role / Timing Role: Primary synchronous buck controller with integrated gate drivers, ADC-based load telemetry, and I²C-configurable OVP/UVP thresholds. Use Value: Reduces BOM count by eliminating discrete gate drivers and external ADC; enables adaptive soft-start during hot-swap events. |
Use Scenario: 54V telecom rectified input to 12V intermediate bus powering multiple POL converters. IC Role / Device Role / Timing Role: Master-phase controller synchronizing up to four parallel buck stages via GPA1 CLKPIN output. Use Value: Achieves <1% output voltage deviation across modules; eliminates beat-frequency ripple through precise frequency locking. |
| Programmable Lab Power Supplies | Automotive Infotainment DC/DC Modules |
|
Use Scenario: Bench power supply with adjustable 0.5–3.6V output, current limiting, and USB-hosted configuration. IC Role / Device Role / Timing Role: Digitally enhanced analog controller executing custom ramp profiles, CC/CV transition logic, and fault logging. Use Value: Enables firmware-defined output response (e.g., foldback vs. hiccup on overcurrent) without hardware changes. |
Use Scenario: 12V battery input to 5V/3A rail for display controller and audio DSP in vehicle head unit. IC Role / Device Role / Timing Role: Automotive-qualified (QEC-100) buck controller with cold-crank support (4.5V UVLO), thermal derating, and diagnostic reporting. Use Value: Maintains regulation during engine start (down to 4.5V); reports faults via I²C to main ECU for dashboard alerts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally enhanced buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP19119-E/MJ | 28-pin QFN (5 mm × 5 mm); adds GPB4–GPB7, AN6/AN7, ICSPDAT/ICSPCLK on GPB4/GPB5 - increases I/O count and ADC channels. | Required when >11 I/O pins or >12 ADC channels are needed; supports alternate sync clock (ALT_CLKPIN) on GPB5. | Select MCP19119-E/MJ only if additional GPIO, ADC inputs, or dual-sync capability are required; footprint and firmware are not pin-compatible. |
| LM5119MT/NOPB | Analog-only controller (no MCU); supports 6–100V input, 100 kHz–1 MHz freq; requires external gate drivers and microcontroller for digital interface. | Suitable for cost-sensitive, fixed-function designs where programmability is unnecessary and external MCU handles telemetry. | Choose LM5119MT/NOPB when firmware flexibility is not required and BOM cost is prioritized over integration; no code portability with MCP19118. |
Compared with MCP19119-E/MJ, the MCP19118-E/MJVAO offers identical analog control performance and firmware compatibility but in a smaller 24-pin QFN with fewer I/O resources; versus LM5119MT/NOPB, it trades external component count for integrated intelligence and configurability - reducing design cycle time at modest unit cost premium.
Availability
MCP19118-E/MJVAO is available at Aetrix Electronics and suitable for industrial power supplies, telecom intermediate bus converters, programmable lab supplies, and automotive infotainment DC/DC modules requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for MCP19118-E/MJVAO includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving industrial, automotive, communications, and consumer markets with high-reliability silicon and development tools.
The MCP19118-E/MJVAO belongs to Microchip's digitally-enhanced power analog controller product line, designed to bridge analog power efficiency with digital configurability - targeting engineers who require both precision regulation and runtime adaptability in compact DC/DC systems.
FAQ
What is the package type and pin count of the MCP19118-E/MJVAO?
The MCP19118-E/MJVAO is housed in a 24-pin QFN package measuring 4 mm × 4 mm with an exposed thermal pad. It contains 11 configurable I/O pins (including three open-drain outputs), two dedicated I²C pins (GPA7/SCL and GPB0/SDA), and dedicated power/ground terminals (VIN, VDD, VDR, GND, PGND) optimized for synchronous buck layout. This differs from the 28-pin MCP19119 variant.
Does the MCP19118-E/MJVAO support I²C or PMBus communication?
Yes, the MCP19118-E/MJVAO supports full I²C, SMBus, and PMBus-compatible communication using GPA7 as SCL and GPB0 as SDA. It implements 7-bit addressing with dual address registers, enabling host systems to read telemetry (VIN, VOUT, IOUT, temperature) and reconfigure operating parameters including OVP, UVP, soft-start time, and switching frequency - all without interrupting regulation.
How many ADC channels does the MCP19118-E/MJVAO provide, and what is their resolution?
The MCP19118-E/MJVAO integrates a 10-bit successive-approximation ADC with 12 internal channels (e.g., internal temperature, VDD, reference voltages) and 8 external channels accessible via GPA0–GPA3, GPB1, GPB2, and dedicated analog pins. All channels share the same 10-bit resolution and are sampled under firmware control - supporting real-time monitoring of input voltage, output voltage, current sense, and thermal conditions.
Can the MCP19118-E/MJVAO operate as a master or slave in multi-phase configurations?
Yes, the MCP19118-E/MJVAO supports both master and slave modes in multi-output or multi-phase systems using the CLKPIN function on GPA1. When configured as master, it generates a synchronized clock signal; as slave, it locks its switching frequency to an external clock. This capability enables precise phase alignment across multiple buck stages - critical for reducing input/output ripple and improving thermal distribution.
What is the maximum switching frequency supported by the MCP19118-E/MJVAO?
The MCP19118-E/MJVAO supports a configurable switching frequency range from 100 kHz to 1.6 MHz. This range is set via firmware or configuration registers and remains stable across temperature and line/load variations. Higher frequencies allow smaller magnetics and output capacitors, while lower frequencies improve light-load efficiency - giving designers flexibility to optimize for size, cost, or efficiency.
MCP19118-E/MJVAO Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 40V
- Frequency - Switching:
- 100kHz ~ 1.6MHz
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- I2C, PMBus, SMBus
- Control Features:
- Phase Control
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
MCP19118-E/MJVAO FAQ
1.How can I place an order for MCP19118-E/MJVAO through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP19118-E/MJVAO on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP19118-E/MJVAO reliable?
The price and inventory of MCP19118-E/MJVAO are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP19118-E/MJVAO is usually 5 days.
3.What payment methods are accepted for MCP19118-E/MJVAO?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP19118-E/MJVAO transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP19118-E/MJVAO?
MCP19118-E/MJVAO orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP19118-E/MJVAO order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP19118-E/MJVAO?
For technical support, including MCP19118-E/MJVAO datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP19118-E/MJVAO requirements.
6.How does Aetrix verify that MCP19118-E/MJVAO is sourced from the original manufacturer or authorized distributors?
All MCP19118-E/MJVAO products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP19118-E/MJVAO meets industry standards.
7.What is the process for return or replacement of MCP19118-E/MJVAO?
All MCP19118-E/MJVAO units undergo pre-shipment inspection (PSI). If there is an issue with MCP19118-E/MJVAO, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP19118-E/MJVAO part is unused and in its original packaging.
Return procedure for MCP19118-E/MJVAO:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP19118-E/MJVAO Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

