Microchip Technology MCP23008T-E/SO
- Part No.:
- MCP23008T-E/SO
- Manufacturer:
- Microchip Technology
- Category:
- I/O Expanders
- Package:
- 18-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MCP23008T-E/SO.pdf
- Description:
- IC XPNDR 1.7MHZ I2C 18SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:8,729
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP23008T-E/SO from Microchip Technology is an 8-bit I²C-compatible I/O expander IC used to extend microcontroller GPIO resources in space-constrained embedded systems. It features 8 bidirectional I/O pins (GP0–GP7), hardware address pins A2–A0 for up to eight devices on one bus, configurable interrupt output (INT), and operates from 1.8V to 5.5V across –40°C to +85°C. It is commonly deployed in industrial HMI panels to manage LED indicators and pushbutton inputs via a single I²C interface.
For engineers reviewing the MCP23008T-E/SO datasheet, MCP23008T-E/SO pinout, MCP23008T-E/SO application, or MCP23008T-E/SO equivalent, key selection considerations include its I²C-only interface (no SPI), 18-pin SOIC package with exposed pad compatibility, interrupt-on-change capability per pin, internal weak pull-up resistors (100 kΩ), and support for 100 kHz / 400 kHz / 1.7 MHz I²C clock rates depending on VDD and temperature grade.
Technical Context
The MCP23008T-E/SO implements a register-mapped I²C slave interface with eleven 8-bit control and status registers (e.g., IODIR, GPIO, INTF, INTCAP) accessible over a 7-bit address space determined by A2–A0. Its interrupt logic supports two modes: change-detection against previous state or comparison against DEFVAL register values, with capture of port state into INTCAP at interrupt assertion.
Each GPx pin is individually configurable as input or output via the IODIR register; input polarity is invertible per pin using IPOL; internal 100 kΩ pull-ups are enabled per pin via GPPU; and the INT output is software-configurable as active-high, active-low, or open-drain via IOCON bits ODR and INTPOL.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Interface | 7-bit slave address with A2/A1/A0 hardware select; supports 100 kHz, 400 kHz, and 1.7 MHz modes per VDD/temperature conditions. |
| GPIO Count & Type | 8 bidirectional I/O pins (GP0–GP7); each independently configurable as input/output with optional 100 kΩ weak pull-up. |
| Interrupt Output | Configurable INT pin: active-high, active-low, or open-drain; triggered by pin-change or DEFVAL mismatch with per-pin enable (GPINTEN). |
| Supply Voltage Range | 1.8V to 5.5V at –40°C to +85°C; 4.5V to 5.5V at –40°C to +125°C (E-temp grade not applicable to T-E/SO). |
| Standby Current | ≤1 µA maximum at VDD = 1.8–5.5V, TA = –40°C to +85°C - enables low-power battery-backed operation. |
| Package | 18-pin SOIC (300 mil), RoHS-compliant, with standard JEDEC MS-012AC footprint and thermal pad option (T-suffix indicates tape-and-reel). |
| Reset Input | Asynchronous active-low RESET pin; forces all registers to POR defaults and resets internal state machine. |
Pinout & Package
Package: 18-pin SOIC (300 mil), body width 7.5 mm, lead pitch 1.27 mm, compliant with JEDEC MS-012AC. The 'T' suffix denotes tape-and-reel packaging; 'E/SO' confirms SOIC-18 with extended temperature range (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SCL | I²C serial clock input | Accepts master-generated clock; Schmitt-triggered for noise immunity; supports up to 1.7 MHz at 5V. |
| 2 SDA | I²C bidirectional data line | Open-drain I/O with internal weak pull-up disabled by default; requires external pull-up resistor. |
| 3 A2 | Hardware address input | MSB of 3-bit I²C address; must be externally biased high/low; determines device address alongside A1/A0. |
| 4 A1 | Hardware address input | Mid-bit of 3-bit I²C address; externally biased; enables up to eight MCP23008 devices on same I²C bus. |
| 5 A0 | Hardware address input | LSB of 3-bit I²C address; externally biased; completes 7-bit slave address (0x20–0x27 default base). |
| 6 RESET | Active-low asynchronous reset | Drives all registers to POR defaults; must be pulled high via external resistor during normal operation. |
| 7 NC | No-connect terminal | Not bonded internally; left unconnected on PCB; no electrical function or routing required. |
| 8 INT | Configurable interrupt output | Asserted when enabled GPIO pins change state; programmable as push-pull or open-drain with polarity control. |
| 9 VSS | Ground reference | Primary digital ground return; must be low-impedance connection to system GND plane. |
| 10 GP0 | Bidirectional I/O port pin | General-purpose pin; direction set by IODIR bit 0; supports interrupt-on-change and internal pull-up (GPPU bit 0). |
| 11 GP1 | Bidirectional I/O port pin | General-purpose pin; direction set by IODIR bit 1; supports interrupt-on-change and internal pull-up (GPPU bit 1). |
| 12 GP2 | Bidirectional I/O port pin | General-purpose pin; direction set by IODIR bit 2; supports interrupt-on-change and internal pull-up (GPPU bit 2). |
| 13 GP3 | Bidirectional I/O port pin | General-purpose pin; direction set by IODIR bit 3; supports interrupt-on-change and internal pull-up (GPPU bit 3). |
| 14 GP4 | Bidirectional I/O port pin | General-purpose pin; direction set by IODIR bit 4; supports interrupt-on-change and internal pull-up (GPPU bit 4). |
| 15 GP5 | Bidirectional I/O port pin | General-purpose pin; direction set by IODIR bit 5; supports interrupt-on-change and internal pull-up (GPPU bit 5). |
| 16 GP6 | Bidirectional I/O port pin | General-purpose pin; direction set by IODIR bit 6; supports interrupt-on-change and internal pull-up (GPPU bit 6). |
| 17 GP7 | Bidirectional I/O port pin | General-purpose pin; direction set by IODIR bit 7; supports interrupt-on-change and internal pull-up (GPPU bit 7). |
| 18 VDD | Positive supply voltage | Accepts 1.8–5.5V; powers internal logic, I/O buffers, and pull-up resistors; requires local 100 nF decoupling. |
Key Features
| Feature | Design Value |
|---|---|
| Three hardware address pins (A2–A0) | Enables up to eight identical MCP23008T-E/SO devices on a single I²C bus without address conflict or software arbitration. |
| Per-pin interrupt-on-change with capture | INTCAP register latches full 8-bit port state at interrupt time, enabling precise edge detection and debouncing in host firmware. |
| Configurable INT output polarity and drive | IOCON register allows runtime selection of active-high/low push-pull or open-drain INT - simplifies interfacing with diverse MCU interrupt inputs. |
| Individual I/O direction and pull-up control | IODIR and GPPU registers provide independent configuration per GPx pin - eliminates need for external discrete pull-ups or direction logic. |
| Power-on Reset (POR) with deterministic initialization | Guarantees all registers power up to known states (e.g., all I/O as inputs, INT inactive, pull-ups disabled), ensuring predictable boot behavior. |
Applications
| Industrial Control Panel | IoT Sensor Node Expansion |
|---|---|
|
Use Scenario: Adding 8 tactile buttons and 8 status LEDs to a PLC-mounted HMI panel with limited MCU GPIO. IC Role / Device Role / Timing Role: I/O expander providing parallel-to-serial conversion via I²C; handles button debouncing and LED drive timing in firmware. Use Value: Reduces MCU pin count requirement by 16 lines while maintaining real-time responsiveness via interrupt-driven button detection. |
Use Scenario: Extending GPIO on a battery-powered environmental sensor node to support additional analog mux control and alarm outputs. IC Role / Device Role / Timing Role: Low-quiescent I/O hub managing sensor enable signals and fault indicators; leverages 1 µA standby current for multi-year battery life. Use Value: Enables flexible peripheral control without increasing main SoC complexity or leakage, preserving energy budget for RF transmission cycles. |
| Automotive Body Controller | Medical Device UI Interface |
|
Use Scenario: Driving interior dome light controls and reading door switch status in a 12V automotive body control module. IC Role / Device Role / Timing Role: Robust I/O interface tolerant of 1.8–5.5V supply range; interfaces directly to 3.3V MCU I²C bus despite 12V system rail. Use Value: Eliminates level-shifting components and reduces BOM cost while meeting AEC-Q200 stress requirements via qualified SOIC package. |
Use Scenario: Managing front-panel buttons, LED indicators, and buzzer activation in a Class II medical infusion pump with strict EMC and safety margins. IC Role / Device Role / Timing Role: Isolated I/O expansion element; separates noisy digital switching from sensitive analog signal paths via dedicated VDD/VSS routing. Use Value: Provides certified, traceable component-level isolation between user interface and critical therapy control circuitry per IEC 62304. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I/O expansion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCF8574AT | 8-bit I²C expander with quasi-bidirectional ports; no individual I/O direction control; no interrupt output; no internal pull-ups. | Limited to simple input monitoring or LED driving where per-pin interrupt or polarity inversion is unnecessary. | Select when lowest-cost basic expansion suffices and host firmware can handle port-wide read-modify-write for output updates. |
| MCP23017-E/SO | 16-bit I²C expander with identical register map, interrupt architecture, and 1.8–5.5V operation; dual 8-bit ports with separate IODIR registers. | Required when >8 I/O lines are needed per device or when banked I/O control (e.g., separate input/output banks) improves firmware structure. | Choose for scalability: same driver stack and layout compatibility, but doubles I/O count and adds port mirroring capability. |
Compared with PCF8574AT and MCP23017-E/SO, the MCP23008T-E/SO uniquely balances minimal pin count (18-pin SOIC), per-pin interrupt flexibility, and low-power operation - making it optimal for compact, interrupt-driven 8-bit expansion where cost and board area are constrained but feature richness matters.
Availability
MCP23008T-E/SO is available at Aetrix Electronics and suitable for industrial HMI panels, IoT sensor nodes, automotive body controllers, and medical device UI interfaces requiring stable component supply, long-term manufacturability, and RoHS-compliant sourcing.
Supply support for MCP23008T-E/SO includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and connectivity solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The MCP23X08 family was designed specifically for cost-sensitive, space-constrained embedded systems needing reliable I²C/SPI-based GPIO expansion with robust interrupt handling and wide-voltage operation.
FAQ
What is the maximum I²C clock frequency supported by the MCP23008T-E/SO?
The MCP23008T-E/SO supports I²C clock frequencies up to 1.7 MHz when operating at VDD = 4.5–5.5V and TA = –40°C to +85°C. At 1.8–2.6V, the maximum is 100 kHz; at 2.7–5.5V, it is 400 kHz. These limits are defined in the Electrical Characteristics table of DS20001919F and apply directly to the MCP23008T-E/SO variant.
Does the MCP23008T-E/SO have internal pull-up resistors on its GPIO pins?
Yes, the MCP23008T-E/SO includes programmable internal weak pull-up resistors (approximately 100 kΩ) on all eight GPx pins. These are enabled or disabled individually via bits PU0–PU7 in the GPPU register (address 0x06), and only affect pins configured as inputs via the IODIR register.
How is the I²C slave address configured for the MCP23008T-E/SO?
The MCP23008T-E/SO uses three hardware address pins - A2, A1, and A0 - to configure its 7-bit I²C slave address. With A2:A1:A0 tied to VDD or VSS, the base address 0x20 is offset to yield addresses from 0x20 to 0x27. This allows up to eight devices on the same I²C bus without software address reconfiguration.
Can the INT pin of the MCP23008T-E/SO be used as an open-drain output?
Yes, the INT pin of the MCP23008T-E/SO can be configured as an open-drain output by setting the ODR bit (bit 2) in the IOCON register (0x05). When ODR = 1, the INT pin operates as open-drain regardless of the INTPOL bit setting, enabling wired-AND interrupt sharing across multiple devices.
What happens to the MCP23008T-E/SO registers after an external RESET signal is asserted?
When the RESET pin of the MCP23008T-E/SO is pulled low, all internal registers revert to their Power-on Reset (POR) default values: IODIR = 0xFF (all inputs), GPIO = 0x00, GPPU = 0x00 (pull-ups disabled), and INT is deasserted. This ensures deterministic initialization independent of I²C bus state or prior register writes.
MCP23008T-E/SO Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 18-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Number of I/O:
- 8
- Interface:
- I2C
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 25mA
- Clock Frequency:
- 1.7 MHz
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 18-SOIC
MCP23008T-E/SO FAQ
1.How can I place an order for MCP23008T-E/SO through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP23008T-E/SO on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP23008T-E/SO reliable?
The price and inventory of MCP23008T-E/SO are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP23008T-E/SO is usually 5 days.
3.What payment methods are accepted for MCP23008T-E/SO?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP23008T-E/SO transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP23008T-E/SO?
MCP23008T-E/SO orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP23008T-E/SO order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP23008T-E/SO?
For technical support, including MCP23008T-E/SO datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP23008T-E/SO requirements.
6.How does Aetrix verify that MCP23008T-E/SO is sourced from the original manufacturer or authorized distributors?
All MCP23008T-E/SO products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP23008T-E/SO meets industry standards.
7.What is the process for return or replacement of MCP23008T-E/SO?
All MCP23008T-E/SO units undergo pre-shipment inspection (PSI). If there is an issue with MCP23008T-E/SO, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP23008T-E/SO part is unused and in its original packaging.
Return procedure for MCP23008T-E/SO:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP23008T-E/SO Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

