My Inquiry
My Account
Microchip Technology MCP23017-E/MLVAO
- Part No.:
- MCP23017-E/MLVAO
- Manufacturer:
- Microchip Technology
- Category:
- I/O Expanders
- Package:
- 28-VQFN Exposed Pad
- Datasheet:
-
MCP23017-E/MLVAO.pdf
- Description:
- 16-BIT INPUT/OUTPUT EXPANDER, I2
- Quantity:
- Payment:
- Shipping:
Inventory:3,924
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MCP23017-E/MLVAO from Microchip Technology is a 16-bit I²C-compatible I/O expander IC with dual 8-bit ports (PORTA and PORTB), supporting 1.7 MHz high-speed I²C, configurable interrupt outputs (INTA/INTB), and 1.8V–5.5V operation across –40°C to +85°C. It enables microcontroller GPIO expansion in space-constrained industrial HMI and automotive body control modules.
For engineers reviewing the MCP23017-E/MLVAO datasheet, MCP23017-E/MLVAO pinout, MCP23017-E/MLVAO application, or MCP23017-E/MLVAO equivalent, key selection considerations include its I²C-only interface (no SPI), GPA7/GPB7 output-only limitation, AEC-Q100 qualification, 28-pin QFN package with exposed thermal pad, and interrupt-on-change capability with polarity inversion.
Technical Context
The MCP23017-E/MLVAO implements a register-mapped I²C slave architecture with 22 addressable control registers, including IODIR, GPIO, OLAT, IPOL, GPINTEN, and INTCON for per-pin configuration. Its dual-port design supports independent or OR'ed interrupt generation via INTA and INTB pins, each configurable as active-high, active-low, or open-drain.
It features hardware address pins (A0–A2) enabling up to eight devices on one I²C bus, a dedicated RESET input for synchronous initialization, and internal weak pull-ups (40–115 µA at 5V) on all I/O pins. The device operates in BANK=0 (16-bit sequential addressing) or BANK=1 (8-bit port-segmented addressing) mode controlled by IOCON.BANK.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Speed Modes | 100 kHz / 400 kHz / 1.7 MHz - Enables compatibility with legacy, standard, and high-performance I²C masters without protocol translation. |
| Supply Voltage Range | 1.8V–5.5V @ –40°C to +85°C - Supports direct interfacing with 1.8V logic, 3.3V MCU peripherals, and 5V industrial sensors. |
| Standby Current | 1 µA max - Enables ultra-low-power sleep states in battery-backed systems like automotive door modules. |
| Interrupt Latency | ≤600 ns (IOC event to INT active) - Guarantees sub-microsecond response for time-critical edge detection in motor control feedback loops. |
| Output Drive Strength | 25 mA sink/source per pin - Sufficient to directly drive LEDs, small relays, or optocouplers without external buffers. |
| Input Filter Glitch Suppression | 150 ns - Rejects noise spikes on noisy industrial PCBs while preserving valid signal transitions. |
| Hardware Address Pins | A0, A1, A2 - Allow eight unique I²C addresses (0x20–0x27) on a single bus, simplifying multi-expander system topology. |
Pinout & Package
Package: 28-pin QFN (6 × 6 mm body, 0.5 mm pitch) with exposed thermal pad (EP) - optimized for thermal dissipation and compact PCB layout in embedded controllers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GPA0–GPA7 | Port A bidirectional I/O | GPA7 is output-only; all others support interrupt-on-change and internal weak pull-up; used for primary peripheral control signals. |
| GPB0–GPB7 | Port B bidirectional I/O | GPB7 is output-only; all others support interrupt-on-change and internal weak pull-up; typically paired with PORTA for 16-bit data buses. |
| VDD / VSS | Power supply / Ground | Single-supply operation; EP pad must be connected to VSS for thermal and EMI performance. |
| SDA / SCL | I²C data / clock | Open-drain compatible; require external pull-ups; support 1.7 MHz timing with ≤100 pF bus capacitance. |
| INTA / INTB | Configurable interrupt outputs | Can operate independently or OR'ed; programmable polarity and drive type (push-pull/open-drain) for flexible host interrupt handling. |
| A0–A2 | Hardware address inputs | TTL- or Schmitt-trigger-compatible; determine I²C slave address (0x20–0x27); must be externally biased. |
| RESET | Active-low hardware reset | Synchronizes internal register state to POR defaults; requires ≥1 µs low pulse; supports system-level fault recovery. |
Key Features
| Feature | Design Value |
|---|---|
| 16-bit I/O expansion with dual 8-bit ports | Enables scalable GPIO extension without MCU firmware changes-PORTA and PORTB can be configured as independent 8-bit interfaces or unified 16-bit data paths. |
| Configurable interrupt-on-change with DEFVAL matching | Reduces host polling overhead: interrupts trigger only on meaningful state transitions (vs. default register comparison or pin-edge detection). |
| Polarity inversion register (IPOLA/IPOLB) | Eliminates external inverters in inverted-signal applications (e.g., active-low sensor inputs), simplifying BOM and layout. |
| Internal weak pull-up resistors (40–115 µA @ 5V) | Removes need for 10kΩ external pull-ups on I²C lines or unused GPIOs, reducing component count and board area. |
| AEC-Q100 qualified (Grade 2: –40°C to +105°C ambient) | Validated for automotive under-hood and cabin applications-ensures reliability in vibration, thermal cycling, and EMI environments. |
Applications
| Automotive Body Control Module | Industrial HMI Keypad Interface |
|---|---|
Use Scenario: Reading 12-key membrane keypad and driving 8 status LEDs in a vehicle door panel. IC Role / Device Role / Timing Role: I/O expander providing debounced, interrupt-driven key scan and LED current sinking under MCU supervision. Use Value: Reduces MCU GPIO usage by 20 pins; interrupt-on-change minimizes polling latency; AEC-Q100 ensures operation at 105°C ambient. |
Use Scenario: Interfacing tactile switches and indicator LEDs on a factory-floor operator panel with limited MCU GPIO. IC Role / Device Role / Timing Role: Parallel-to-serial bridge translating mechanical switch events into I²C-interrupt notifications for real-time UI updates. Use Value: 25 mA per pin drives LEDs directly; glitch filter rejects EMI from nearby VFDs; 1.8V–5.5V range matches mixed-voltage panel design. |
| Smart Home Sensor Hub | Medical Device Front-Panel Controller |
Use Scenario: Aggregating dry-contact alarm inputs (door/window sensors) and controlling relay outputs in a residential security gateway. IC Role / Device Role / Timing Role: Remote I/O node managing 16 discrete safety signals with configurable interrupt polarity and latched status reporting. Use Value: INTA/INTB OR'ing allows single MCU interrupt line for all alarms; DEFVAL+INTCON enables "alarm-on-open" logic without host-side computation. |
Use Scenario: Managing push-button inputs, LED indicators, and buzzer activation in a Class II medical infusion pump control panel. IC Role / Device Role / Timing Role: Safety-isolated I/O interface with deterministic interrupt latency (<600 ns) for critical user feedback and fault signaling. Use Value: RESET pin enables fail-safe reinitialization during power brownouts; low standby current (1 µA) extends backup battery life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I/O expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9555D,118 | I²C 16-bit expander with identical 28-pin SOIC package but no AEC-Q100 qualification; max I²C speed 400 kHz only; no interrupt OR'ing capability. | Lacks automotive qualification and high-speed I²C; suitable for commercial-grade consumer electronics, not automotive or industrial control. | Select PCA9555D,118 only for cost-sensitive non-automotive designs where 400 kHz I²C suffices and interrupt flexibility is not required. |
| TCA6424ARGJR | I²C 24-bit expander in 24-pin VQFN; supports 1 MHz I²C; includes programmable reset delay and higher drive strength (50 mA); no AEC-Q100 grade available. | Offers more I/Os and faster speed but lacks automotive qualification and uses different pinout/package-requires PCB redesign. | Choose TCA6424ARGJR when >16 I/Os or 1 MHz I²C are mandatory; avoid if AEC-Q100 compliance or drop-in replacement is required. |
Compared with PCA9555D,118 and TCA6424ARGJR, the MCP23017-E/MLVAO uniquely combines AEC-Q100 Grade 2 qualification, 1.7 MHz I²C, and dual-interrupt OR'ing in a 28-pin QFN-making it the only option for automotive-qualified, high-speed, space-constrained I/O expansion.
Availability
MCP23017-E/MLVAO is available at Aetrix Electronics and suitable for automotive body control modules, industrial HMI panels, smart home security gateways, and medical front-panel controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MCP23017-E/MLVAO includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and connectivity solutions, serving automotive, industrial, and consumer markets with vertically integrated silicon and software platforms.
The MCP23017-E/MLVAO belongs to Microchip's MCP23X17 family of I/O expanders, designed specifically for robust, low-pin-count GPIO extension in automotive and industrial systems demanding AEC-Q100 compliance and high-speed serial interface performance.
FAQ
What is the maximum I²C clock frequency supported by the MCP23017-E/MLVAO?
The MCP23017-E/MLVAO supports three I²C speed modes: 100 kHz (standard mode), 400 kHz (fast mode), and 1.7 MHz (high-speed mode). The 1.7 MHz mode requires VDD ≥ 4.5V and bus capacitance ≤ 100 pF. This high-speed capability enables faster I/O updates in time-critical applications such as real-time motor control feedback loops.
Is the MCP23017-E/MLVAO pin-compatible with the MCP23S17?
No, the MCP23017-E/MLVAO is not pin-compatible with the MCP23S17. While both share the same 28-pin QFN package outline, their pin functions differ: MCP23017-E/MLVAO uses SDA/SCL for I²C, whereas MCP23S17 uses SI/SO/SCK/CS for SPI. Specifically, pins 9 (SDA vs. SI) and 10 (NC vs. SO) have incompatible roles-requiring PCB redesign for substitution.
Does the MCP23017-E/MLVAO support true bidirectional I/O on all 16 pins?
No. The MCP23017-E/MLVAO supports bidirectional I/O on GPA0–GPA6 and GPB0–GPB6, but GPA7 and GPB7 are output-only pins. This limitation is documented in the datasheet's Pin Descriptions table and affects designs requiring full 16-bit bidirectional data bus functionality-engineers must plan signal routing accordingly.
How does the interrupt system work on the MCP23017-E/MLVAO?
The MCP23017-E/MLVAO provides two independent interrupt outputs (INTA for PORTA, INTB for PORTB), configurable as active-high, active-low, or open-drain. They can operate separately or be logically OR'ed. Interrupts trigger either on input-state change versus the Input Port register or versus a preloaded DEFVAL register-enabling flexible edge- or level-sensitive detection without host polling.
What is the purpose of the exposed thermal pad (EP) on the MCP23017-E/MLVAO QFN package?
The exposed thermal pad (EP, Pin 29) on the MCP23017-E/MLVAO QFN package must be soldered to a VSS-connected copper pour to ensure proper thermal dissipation and EMI suppression. Leaving it unconnected degrades junction temperature rise and increases susceptibility to noise-particularly critical in automotive and industrial environments where ambient temperatures exceed 85°C.
MCP23017-E/MLVAO Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-VQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- -
- Number of I/O:
- 16
- Interface:
- I2C
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Open Drain
- Current - Output Source/Sink:
- 25mA
- Clock Frequency:
- 1.7 MHz
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-QFN (6x6)
MCP23017-E/MLVAO FAQ
1.How can I place an order for MCP23017-E/MLVAO through Aetrix?
Please submit a Request for Quotation (RFQ) for MCP23017-E/MLVAO on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MCP23017-E/MLVAO reliable?
The price and inventory of MCP23017-E/MLVAO are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MCP23017-E/MLVAO is usually 5 days.
3.What payment methods are accepted for MCP23017-E/MLVAO?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MCP23017-E/MLVAO transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MCP23017-E/MLVAO?
MCP23017-E/MLVAO orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MCP23017-E/MLVAO order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MCP23017-E/MLVAO?
For technical support, including MCP23017-E/MLVAO datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MCP23017-E/MLVAO requirements.
6.How does Aetrix verify that MCP23017-E/MLVAO is sourced from the original manufacturer or authorized distributors?
All MCP23017-E/MLVAO products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MCP23017-E/MLVAO meets industry standards.
7.What is the process for return or replacement of MCP23017-E/MLVAO?
All MCP23017-E/MLVAO units undergo pre-shipment inspection (PSI). If there is an issue with MCP23017-E/MLVAO, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MCP23017-E/MLVAO part is unused and in its original packaging.
Return procedure for MCP23017-E/MLVAO:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MCP23017-E/MLVAO Tags
-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments
-
FXL6408UMX
onsemi
-
PCF8574ADWR
Texas Instruments
-
PCF8574APWR
Texas Instruments
-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments
-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments
-
TCA9535PWR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
